Received: by 2002:a25:1985:0:0:0:0:0 with SMTP id 127csp4291810ybz; Tue, 28 Apr 2020 08:51:53 -0700 (PDT) X-Google-Smtp-Source: APiQypIbOQ9GLOHNrJqAov5lFqXPMpXeecN6eznW9h8XDIO3XxWUpscxuA/XEsr1X9eMlRHLH97G X-Received: by 2002:a17:906:2458:: with SMTP id a24mr24794779ejb.239.1588089113538; Tue, 28 Apr 2020 08:51:53 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1588089113; cv=none; d=google.com; s=arc-20160816; b=qI4xLPRsiKnzZi2sNZFwp32DY0NwJ4vw/vg0t/uSgZbctFiAq0/8o7clc0aUYI6uWi gyUHjpXiOM/85KuSHAb/0raRgDikKac8D5wV749EeuPM6ifDEtB0mIk2GWUrH1xF5k2w n4sVFK3V+YOg/iwyDkuXN2X/ukbtbj44fdyfyftXiZbodoMOv25kHzhc7nUbEhZ8OkzR 6CaGJpbEgjbheIFQawoQYgvUmRrrhCYaQBrZtnxkphhVOve14UEf1313gyI6nsSpS44W AZ8M/1nrF4LHBGbB/H2Rjz/7PZa5HBJ7BKbvue3IpolGkSSFFvE2mvkteqQZneqGHyPN pepg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from; bh=vsw+7l2fBFP4WjUdqjYF6vqFVRw4V2mzTlc/cIqE+dg=; b=RjrtgL2k+MM23Ou0DR1Rws/+0EoEhWI+03PzGkS+LM6QpXqoOF8QtXGyWtOxSCRxeH X43fsnyOQsjkxNes6pWFcOU8W7TU40aybtVn/2Ao20GOFpaaULYJCxHiCiH0cNKv4K7/ 4KA2MVPoJ9vQLftZ3N6nsxwSyISQzxHDgve59ZpaeN/1fKUkBjpQfhvyIw9HXzVEYYgq /3qaHvYOmgHjI2HUYBuFqzY3fHJ0YkOZ4bWiUm9/FdBGHrJk09peBUm6mWiqYcoUcxIf /8zRxzoFJHPCH9Oc31NxM7ZZEp5avnhpsOxCMgHLaDtfWFjJCd2wNCTC3KjnNo5zCv9C cpHA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-crypto-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-crypto-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nxp.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id v23si2050257ejo.321.2020.04.28.08.51.24; Tue, 28 Apr 2020 08:51:53 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-crypto-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-crypto-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-crypto-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nxp.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728404AbgD1Pta (ORCPT + 99 others); Tue, 28 Apr 2020 11:49:30 -0400 Received: from inva021.nxp.com ([92.121.34.21]:44736 "EHLO inva021.nxp.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1728297AbgD1Pta (ORCPT ); Tue, 28 Apr 2020 11:49:30 -0400 Received: from inva021.nxp.com (localhost [127.0.0.1]) by inva021.eu-rdc02.nxp.com (Postfix) with ESMTP id 1AA1C20002A; Tue, 28 Apr 2020 17:49:28 +0200 (CEST) Received: from inva024.eu-rdc02.nxp.com (inva024.eu-rdc02.nxp.com [134.27.226.22]) by inva021.eu-rdc02.nxp.com (Postfix) with ESMTP id 0CEF9200019; Tue, 28 Apr 2020 17:49:28 +0200 (CEST) Received: from lorenz.ea.freescale.net (lorenz.ea.freescale.net [10.171.71.5]) by inva024.eu-rdc02.nxp.com (Postfix) with ESMTP id 240892030C; Tue, 28 Apr 2020 17:49:27 +0200 (CEST) From: Iuliana Prodan To: Herbert Xu , Baolin Wang , Ard Biesheuvel , Corentin Labbe , Horia Geanta , Maxime Coquelin , Alexandre Torgue , Maxime Ripard Cc: Aymen Sghaier , "David S. Miller" , Silvano Di Ninno , Franck Lenormand , linux-crypto@vger.kernel.org, linux-kernel@vger.kernel.org, linux-imx , Iuliana Prodan Subject: [PATCH v6 3/3] crypto: engine - support for batch requests Date: Tue, 28 Apr 2020 18:49:05 +0300 Message-Id: <1588088945-9067-4-git-send-email-iuliana.prodan@nxp.com> X-Mailer: git-send-email 2.1.0 In-Reply-To: <1588088945-9067-1-git-send-email-iuliana.prodan@nxp.com> References: <1588088945-9067-1-git-send-email-iuliana.prodan@nxp.com> X-Virus-Scanned: ClamAV using ClamSMTP Sender: linux-crypto-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-crypto@vger.kernel.org Added support for batch requests, per crypto engine. A new callback is added, do_batch_requests, which executes a batch of requests. This has the crypto_engine structure as argument (for cases when more than one crypto-engine is used). The crypto_engine_alloc_init_and_set function, initializes crypto-engine, but also, sets the do_batch_requests callback. On crypto_pump_requests, if do_batch_requests callback is implemented in a driver, this will be executed. The link between the requests will be done in driver, if possible. do_batch_requests is available only if the hardware has support for multiple request. Signed-off-by: Iuliana Prodan --- crypto/crypto_engine.c | 27 ++++++++++++++++++++++++++- include/crypto/engine.h | 5 +++++ 2 files changed, 31 insertions(+), 1 deletion(-) diff --git a/crypto/crypto_engine.c b/crypto/crypto_engine.c index ee19273..412149e 100644 --- a/crypto/crypto_engine.c +++ b/crypto/crypto_engine.c @@ -227,6 +227,18 @@ static void crypto_pump_requests(struct crypto_engine *engine, out: spin_unlock_irqrestore(&engine->queue_lock, flags); + + /* + * Batch requests is possible only if + * hardware can enqueue multiple requests + */ + if (engine->do_batch_requests) { + ret = engine->do_batch_requests(engine); + if (ret) + dev_err(engine->dev, "failed to do batch requests: %d\n", + ret); + } + return; } @@ -456,6 +468,12 @@ EXPORT_SYMBOL_GPL(crypto_engine_stop); * crypto-engine queue. * @dev: the device attached with one hardware engine * @retry_support: whether hardware has support for retry mechanism + * @cbk_do_batch: pointer to a callback function to be invoked when executing a + * a batch of requests. + * This has the form: + * callback(struct crypto_engine *engine) + * where: + * @engine: the crypto engine structure. * @rt: whether this queue is set to run as a realtime task * @qlen: maximum size of the crypto-engine queue * @@ -464,6 +482,7 @@ EXPORT_SYMBOL_GPL(crypto_engine_stop); */ struct crypto_engine *crypto_engine_alloc_init_and_set(struct device *dev, bool retry_support, + int (*cbk_do_batch)(struct crypto_engine *engine), bool rt, int qlen) { struct sched_param param = { .sched_priority = MAX_RT_PRIO / 2 }; @@ -483,6 +502,12 @@ struct crypto_engine *crypto_engine_alloc_init_and_set(struct device *dev, engine->idling = false; engine->retry_support = retry_support; engine->priv_data = dev; + /* + * Batch requests is possible only if + * hardware has support for retry mechanism. + */ + engine->do_batch_requests = retry_support ? cbk_do_batch : NULL; + snprintf(engine->name, sizeof(engine->name), "%s-engine", dev_name(dev)); @@ -516,7 +541,7 @@ EXPORT_SYMBOL_GPL(crypto_engine_alloc_init_and_set); */ struct crypto_engine *crypto_engine_alloc_init(struct device *dev, bool rt) { - return crypto_engine_alloc_init_and_set(dev, false, rt, + return crypto_engine_alloc_init_and_set(dev, false, NULL, rt, CRYPTO_ENGINE_MAX_QLEN); } EXPORT_SYMBOL_GPL(crypto_engine_alloc_init); diff --git a/include/crypto/engine.h b/include/crypto/engine.h index b92d7ff..3f06e40 100644 --- a/include/crypto/engine.h +++ b/include/crypto/engine.h @@ -37,6 +37,8 @@ * @unprepare_crypt_hardware: there are currently no more requests on the * queue so the subsystem notifies the driver that it may relax the * hardware by issuing this call + * @do_batch_requests: execute a batch of requests. Depends on multiple + * requests support. * @kworker: kthread worker struct for request pump * @pump_requests: work struct for scheduling work to the request pump * @priv_data: the engine private data @@ -59,6 +61,8 @@ struct crypto_engine { int (*prepare_crypt_hardware)(struct crypto_engine *engine); int (*unprepare_crypt_hardware)(struct crypto_engine *engine); + int (*do_batch_requests)(struct crypto_engine *engine); + struct kthread_worker *kworker; struct kthread_work pump_requests; @@ -107,6 +111,7 @@ int crypto_engine_stop(struct crypto_engine *engine); struct crypto_engine *crypto_engine_alloc_init(struct device *dev, bool rt); struct crypto_engine *crypto_engine_alloc_init_and_set(struct device *dev, bool retry_support, + int (*cbk_do_batch)(struct crypto_engine *engine), bool rt, int qlen); int crypto_engine_exit(struct crypto_engine *engine); -- 2.1.0