Received: by 2002:a05:6a10:22f:0:0:0:0 with SMTP id 15csp4912952pxk; Wed, 30 Sep 2020 15:24:53 -0700 (PDT) X-Google-Smtp-Source: ABdhPJwBtaKRhu+MONgicc+3o/Xwd1bPL5PS8Vz6LYHccMLhhZxNXd/+jdeStiegDuNp55WK34rq X-Received: by 2002:aa7:dd0d:: with SMTP id i13mr5202176edv.314.1601504693628; Wed, 30 Sep 2020 15:24:53 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1601504693; cv=none; d=google.com; s=arc-20160816; b=P74mto8fAEjdORIpSvFdrP4xH0+lel7Hzj85FTtPU2WPbltRdWc7U5tHyShh8d4PMn tuyFgbodE7Ndnrt3tJ7PRs+/nx/P0K3YyCkXFwAvG3CiclqCGUA4XR5YTMnNgm/e3NfA B/ZLMiA4+RDG8A6iuq2qCbb3r3bXXaYHvid1i7VAATuNA8yM1h47bp2X99980DZl0/Tw ECa98w7AFgE0VBaTHBCSOrDIz9vI0F05/YqC1uoqEyb5eKpVK6b4UXbSViZC9WngpfGH mFuDLcxUBCTBa+Gtx7Pp35uuJuk/PmMMS+tv70Kz2iNuEHRTPGf5yYzG7YDZ2J8kaNrx UbfA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from:ironport-sdr:ironport-sdr; bh=ZD3tG5GA/DZDCGH0NQnsA/E3VYY5gk1JeoM6jkAY87Y=; b=loS6GrYezYmAXhA4/Vzo/Z2+2jszywcNDT1XRKEUysAS9iQ8K+KvR0g3UUV9QHhWID q7CrjS/NVUlcfspRDEPWqWyFAVeS8QXQp3aq5WgAbXH9Q+jhU3A8DPPCpHgsJOPRGxQM iC/U0RbPh9nWIyoDH/BVL8G+tD1NAAqMuXNvaMt538N/35uqgaj0eLP2HqqZdDM46MDs mJUwEMnp3XlbRpNwiQJbR/5awTYdn1hQVDcN32490wPGAb4suXpd5W+04haBKoB5q1OO tVXMGrdUopzEQnA5mJ2PTd9d5qYEAngXHEHug2sISI9WC8tyQYn17NM+AXp2ANElj3Az 01/Q== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-crypto-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-crypto-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id p16si1757367ejb.522.2020.09.30.15.24.29; Wed, 30 Sep 2020 15:24:53 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-crypto-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-crypto-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-crypto-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1731322AbgI3WWd (ORCPT + 99 others); Wed, 30 Sep 2020 18:22:33 -0400 Received: from mga02.intel.com ([134.134.136.20]:64714 "EHLO mga02.intel.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1730201AbgI3WWc (ORCPT ); Wed, 30 Sep 2020 18:22:32 -0400 IronPort-SDR: IloreJ5YZU/wtoTfyQtHu53yRiTyhekD4gxEXtrrb8TucxnuPi/brQdugxvyxsXHVtyrA2X06r 1jm/qVmGdGag== X-IronPort-AV: E=McAfee;i="6000,8403,9760"; a="150212810" X-IronPort-AV: E=Sophos;i="5.77,322,1596524400"; d="scan'208";a="150212810" X-Amp-Result: SKIPPED(no attachment in message) X-Amp-File-Uploaded: False Received: from orsmga004.jf.intel.com ([10.7.209.38]) by orsmga101.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 30 Sep 2020 15:22:25 -0700 IronPort-SDR: aBL99JrbVX5DyhbskJmxWS/ylh9HahwGK9atKONFsJc0hj1HYyid89IFV07wynRhydN0rB67+C QiVqx1vvV2RQ== X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="5.77,322,1596524400"; d="scan'208";a="457834868" Received: from silpixa00400314.ir.intel.com (HELO silpixa00400314.ger.corp.intel.com) ([10.237.222.51]) by orsmga004.jf.intel.com with ESMTP; 30 Sep 2020 15:22:23 -0700 From: Giovanni Cabiddu To: herbert@gondor.apana.org.au Cc: linux-crypto@vger.kernel.org, qat-linux@intel.com, Giovanni Cabiddu , Fiona Trahe , Wojciech Ziemba , Andy Shevchenko Subject: [PATCH] crypto: qat - drop input parameter from adf_enable_aer() Date: Wed, 30 Sep 2020 23:22:11 +0100 Message-Id: <20200930222211.557316-1-giovanni.cabiddu@intel.com> X-Mailer: git-send-email 2.26.2 MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Precedence: bulk List-ID: X-Mailing-List: linux-crypto@vger.kernel.org Remove pointer to struct pci_driver from function adf_enable_aer() as it is possible to get it directly from pdev->driver. Signed-off-by: Giovanni Cabiddu Reviewed-by: Fiona Trahe Reviewed-by: Wojciech Ziemba Reviewed-by: Andy Shevchenko --- drivers/crypto/qat/qat_c3xxx/adf_drv.c | 2 +- drivers/crypto/qat/qat_c62x/adf_drv.c | 2 +- drivers/crypto/qat/qat_common/adf_aer.c | 6 +++--- drivers/crypto/qat/qat_common/adf_common_drv.h | 2 +- drivers/crypto/qat/qat_dh895xcc/adf_drv.c | 2 +- 5 files changed, 7 insertions(+), 7 deletions(-) diff --git a/drivers/crypto/qat/qat_c3xxx/adf_drv.c b/drivers/crypto/qat/qat_c3xxx/adf_drv.c index 6057dc9f1572..ed0e8e33fe4b 100644 --- a/drivers/crypto/qat/qat_c3xxx/adf_drv.c +++ b/drivers/crypto/qat/qat_c3xxx/adf_drv.c @@ -198,7 +198,7 @@ static int adf_probe(struct pci_dev *pdev, const struct pci_device_id *ent) } pci_set_master(pdev); - if (adf_enable_aer(accel_dev, &adf_driver)) { + if (adf_enable_aer(accel_dev)) { dev_err(&pdev->dev, "Failed to enable aer\n"); ret = -EFAULT; goto out_err_free_reg; diff --git a/drivers/crypto/qat/qat_c62x/adf_drv.c b/drivers/crypto/qat/qat_c62x/adf_drv.c index ed4b3c282380..d8e7c9c25590 100644 --- a/drivers/crypto/qat/qat_c62x/adf_drv.c +++ b/drivers/crypto/qat/qat_c62x/adf_drv.c @@ -198,7 +198,7 @@ static int adf_probe(struct pci_dev *pdev, const struct pci_device_id *ent) } pci_set_master(pdev); - if (adf_enable_aer(accel_dev, &adf_driver)) { + if (adf_enable_aer(accel_dev)) { dev_err(&pdev->dev, "Failed to enable aer\n"); ret = -EFAULT; goto out_err_free_reg; diff --git a/drivers/crypto/qat/qat_common/adf_aer.c b/drivers/crypto/qat/qat_common/adf_aer.c index 32102e27e559..d2ae293d0df6 100644 --- a/drivers/crypto/qat/qat_common/adf_aer.c +++ b/drivers/crypto/qat/qat_common/adf_aer.c @@ -175,7 +175,6 @@ static const struct pci_error_handlers adf_err_handler = { /** * adf_enable_aer() - Enable Advance Error Reporting for acceleration device * @accel_dev: Pointer to acceleration device. - * @adf: PCI device driver owning the given acceleration device. * * Function enables PCI Advance Error Reporting for the * QAT acceleration device accel_dev. @@ -183,11 +182,12 @@ static const struct pci_error_handlers adf_err_handler = { * * Return: 0 on success, error code otherwise. */ -int adf_enable_aer(struct adf_accel_dev *accel_dev, struct pci_driver *adf) +int adf_enable_aer(struct adf_accel_dev *accel_dev) { struct pci_dev *pdev = accel_to_pci_dev(accel_dev); + struct pci_driver *pdrv = pdev->driver; - adf->err_handler = &adf_err_handler; + pdrv->err_handler = &adf_err_handler; pci_enable_pcie_error_reporting(pdev); return 0; } diff --git a/drivers/crypto/qat/qat_common/adf_common_drv.h b/drivers/crypto/qat/qat_common/adf_common_drv.h index ebfcb4ea618d..f22342f612c1 100644 --- a/drivers/crypto/qat/qat_common/adf_common_drv.h +++ b/drivers/crypto/qat/qat_common/adf_common_drv.h @@ -95,7 +95,7 @@ void adf_ae_fw_release(struct adf_accel_dev *accel_dev); int adf_ae_start(struct adf_accel_dev *accel_dev); int adf_ae_stop(struct adf_accel_dev *accel_dev); -int adf_enable_aer(struct adf_accel_dev *accel_dev, struct pci_driver *adf); +int adf_enable_aer(struct adf_accel_dev *accel_dev); void adf_disable_aer(struct adf_accel_dev *accel_dev); void adf_reset_sbr(struct adf_accel_dev *accel_dev); void adf_reset_flr(struct adf_accel_dev *accel_dev); diff --git a/drivers/crypto/qat/qat_dh895xcc/adf_drv.c b/drivers/crypto/qat/qat_dh895xcc/adf_drv.c index 1e0a5965d9b6..ecb4f6f20e22 100644 --- a/drivers/crypto/qat/qat_dh895xcc/adf_drv.c +++ b/drivers/crypto/qat/qat_dh895xcc/adf_drv.c @@ -200,7 +200,7 @@ static int adf_probe(struct pci_dev *pdev, const struct pci_device_id *ent) } pci_set_master(pdev); - if (adf_enable_aer(accel_dev, &adf_driver)) { + if (adf_enable_aer(accel_dev)) { dev_err(&pdev->dev, "Failed to enable aer\n"); ret = -EFAULT; goto out_err_free_reg; -- 2.26.2