Received: by 2002:a05:6a10:16a7:0:0:0:0 with SMTP id gp39csp727169pxb; Tue, 3 Nov 2020 10:50:18 -0800 (PST) X-Google-Smtp-Source: ABdhPJx4ZGL6YQ6JyGcwDR5Gx72vaLcoSTuPa7l4Yi5dvpe6HP640jLp+T4v/c0Dk7F1t6MdCq7m X-Received: by 2002:a50:bb26:: with SMTP id y35mr13380644ede.111.1604429418335; Tue, 03 Nov 2020 10:50:18 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1604429418; cv=none; d=google.com; s=arc-20160816; b=VT+HyGYJ3HtYvaGsSwTEyp63IGnDXGHyPaxHBbLAtkYAsa0ygKY57nR3c6F4B1HzvI Ba9QnPUKBoI+i1jk0X5+Sp965xXW1Xd0zI6hyT/N6IC02VQR68TMc6mwopBu3pxpg46t 0Gpddee7ai0OmoWqJULJZJYKWgK/3OwG7TB8xJFEMNxwaoSEJZtaZfEmpsdXEkNKcZZ/ wuTKWodUO8pTbe8yNgKxOmsdIDNm6I0XkTrcAKa6EDGmDYwV2fdOSVF8HMIafL3/uj0T 9UFmjHY15wr1O+3a2ytyt6/krmkzO+XBMnLuW2Yj7RDvyTRQxAX10mHJQMQV9fr3ZAID 0uwg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from:ironport-sdr:ironport-sdr; bh=F+NpruZVy7v+bcbsWZ0FgyLUC9doaM7kn5PNf2+6kDU=; b=s1dSios6hFc9D/93/QOrdIHfw+ARwaUqgiXQGYUbNcsRp6i5xIRkw3/dhDcaovJ5Yf ppodErSbp7htjOP5sS2Ln71WEZt46bD5h6tCtAlOo3Nutyqoy7sfG5R3+ThRFLWp1LRr +ft+O4oYVBxAggQOfjOI8OumbRb04OF1NpaUZvsCmRVIOIJzhyQ/oyDpL6IhlSzK4w0a Ic5n3t+pjDy/8Q4Lu37bOvW9Gp0p+T/LMcOf87uvxan7LIZJyNmWhfCD+FFdpKGV8Hig +hwok6+D1vJpj3AfEvq1u9Q57hLKAUKljlo5J5h8dY0vSyVvNRK6IvnZzv9MozxCjXES SfDQ== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-crypto-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-crypto-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id nw19si12731977ejb.586.2020.11.03.10.49.49; Tue, 03 Nov 2020 10:50:18 -0800 (PST) Received-SPF: pass (google.com: domain of linux-crypto-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-crypto-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-crypto-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1729136AbgKCStn (ORCPT + 99 others); Tue, 3 Nov 2020 13:49:43 -0500 Received: from mga05.intel.com ([192.55.52.43]:53371 "EHLO mga05.intel.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1725892AbgKCStn (ORCPT ); Tue, 3 Nov 2020 13:49:43 -0500 IronPort-SDR: Npe6XtkSen4crdYkaEa9XXvCDhePwPJgPoEnIgkNsIcbNzC7jSmhzHP/aUG/ne9hTRoRbEVO4U MYDqOkDrAPQQ== X-IronPort-AV: E=McAfee;i="6000,8403,9794"; a="253818877" X-IronPort-AV: E=Sophos;i="5.77,448,1596524400"; d="scan'208";a="253818877" X-Amp-Result: SKIPPED(no attachment in message) X-Amp-File-Uploaded: False Received: from fmsmga005.fm.intel.com ([10.253.24.32]) by fmsmga105.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 03 Nov 2020 10:49:42 -0800 IronPort-SDR: A19//EAffO2TD+y/taTVuDCtC0XbrbsEjlu4Jxv+Tzb5+TDPPGYIw1mDxjHd/y2OOKSdfInkH3 kGVNymhlAWQA== X-IronPort-AV: E=Sophos;i="5.77,448,1596524400"; d="scan'208";a="528595200" Received: from riglesi-mobl.ger.corp.intel.com (HELO dalessan-mobl1.ir.intel.com) ([10.252.9.152]) by fmsmga005-auth.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 03 Nov 2020 10:49:40 -0800 From: Daniele Alessandrelli To: Herbert Xu , "David S. Miller" Cc: linux-crypto@vger.kernel.org, devicetree@vger.kernel.org, Rob Herring , Mark Gross , Declan Murphy , Daniele Alessandrelli Subject: [PATCH v2 0/3] crypto: Add Keem Bay OCS HCU driver Date: Tue, 3 Nov 2020 18:49:22 +0000 Message-Id: <20201103184925.294456-1-daniele.alessandrelli@linux.intel.com> X-Mailer: git-send-email 2.26.2 MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Precedence: bulk List-ID: X-Mailing-List: linux-crypto@vger.kernel.org The Intel Keem Bay SoC has an Offload Crypto Subsystem (OCS) featuring a Hashing Control Unit (HCU) for accelerating hashing operations. This driver adds support for such hardware thus enabling hardware-accelerated hashing on the Keem Bay SoC for the following algorithms: - sha224 and hmac(sha224) - sha256 and hmac(sha256) - sha384 and hmac(sha384) - sha512 and hmac(sha512) - sm3 and hmac(sm3) The driver is passing crypto manager self-tests, including the extra tests (CRYPTO_MANAGER_EXTRA_TESTS=y). v1 -> v2: - Fixed issues with dt-bindings Daniele Alessandrelli (1): MAINTAINERS: Add maintainers for Keem Bay OCS HCU driver Declan Murphy (2): dt-bindings: crypto: Add Keem Bay OCS HCU bindings crypto: keembay: Add Keem Bay OCS HCU driver .../crypto/intel,keembay-ocs-hcu.yaml | 51 + MAINTAINERS | 11 + drivers/crypto/Kconfig | 2 + drivers/crypto/Makefile | 1 + drivers/crypto/keembay/Kconfig | 20 + drivers/crypto/keembay/Makefile | 5 + drivers/crypto/keembay/keembay-ocs-hcu-core.c | 1484 +++++++++++++++++ drivers/crypto/keembay/ocs-hcu.c | 593 +++++++ drivers/crypto/keembay/ocs-hcu.h | 115 ++ 9 files changed, 2282 insertions(+) create mode 100644 Documentation/devicetree/bindings/crypto/intel,keembay-ocs-hcu.yaml create mode 100644 drivers/crypto/keembay/Kconfig create mode 100644 drivers/crypto/keembay/Makefile create mode 100644 drivers/crypto/keembay/keembay-ocs-hcu-core.c create mode 100644 drivers/crypto/keembay/ocs-hcu.c create mode 100644 drivers/crypto/keembay/ocs-hcu.h base-commit: c3a98c3ad5c0dc60a1ac66bf91147a3f39cac96b -- 2.26.2