Received: by 2002:a05:6a10:16a7:0:0:0:0 with SMTP id gp39csp3388447pxb; Mon, 16 Nov 2020 13:18:19 -0800 (PST) X-Google-Smtp-Source: ABdhPJyZLMn4K3cF8XOD4/93DRhU7Tw52RW30vpFWeuMSvLqLh8oaUkUliyXuwHUkUCD6w1dMDKe X-Received: by 2002:a05:6402:a57:: with SMTP id bt23mr16840494edb.62.1605561499191; Mon, 16 Nov 2020 13:18:19 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1605561499; cv=none; d=google.com; s=arc-20160816; b=vWhA6xtyw7K0e5+Ee+tL3nWIndjxcgjIp9eg2IheuLNtze4mjTFcLUDO8ETyJBrVvJ z4yTmA0xIo5wpc7ORsd7NqsuSRg7uEfmV8w/klByOQepvw6K7K/w5GWcG6bHecRoJMJR a56TTWs+3rs0lNTGVvOln8Ra9GoOYUZK5UDoqqRubTu+xTqMI0qZiK4VciR5JAp+4Igx UM/2hHX6R7T9acrFFQSa+5JfTKQbh4yhvfO8iyFPpuoo5WRxfimPY36yHUnwaBlNknkg Vorvs464CynQX/95pQue54bH938tWOUxAzQfzAkBMBe3IWbwN9jYCeDHMrX+r9lxyj4r +Ipw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from:ironport-sdr:ironport-sdr; bh=3HgVLRyc/tNfZ7mgKWRsmILLSSB8hTTQZLpEpjsJ5rs=; b=TCLKuPHq7i4Fr18PeAwYwnM4Ufb/T5CxgLU5XXq5C1V1q9lpMXFHFt4J9ByQxlwALU enu26i697GfE86FFhlYq6gfzJ5fResjFOSw5bJMsMDnQMkn5/oDD/i8ns1RX0NZcS0CJ N4MjWIJVNUy39IV7d+1yd9tiHWfdA2PKHvYa5JDbdBL0q0wtDiBPZ6botcr+x43N016g PJFOQr5URt1FTVUD+kZ3k6R3rZoCwZk0rQCqG+KxCQ0os5qgApqSQGA/4//LbJzvieUZ 1mr+4IKPpY8hjj3h6YnqSiLgbNxq0MUjoky8khgmOwnVhIvB3a/vm6i0oxifNchlld7M UYcQ== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-crypto-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-crypto-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id g20si12700427edv.323.2020.11.16.13.17.55; Mon, 16 Nov 2020 13:18:19 -0800 (PST) Received-SPF: pass (google.com: domain of linux-crypto-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-crypto-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-crypto-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726883AbgKPS7L (ORCPT + 99 others); Mon, 16 Nov 2020 13:59:11 -0500 Received: from mga05.intel.com ([192.55.52.43]:4394 "EHLO mga05.intel.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1725879AbgKPS7K (ORCPT ); Mon, 16 Nov 2020 13:59:10 -0500 IronPort-SDR: ZSCnhhop357eiTV0eSs0L1+lPTN3EcbSKi+WEf8cW1OWCh1rfP594Irxi+I1YRlpWpk5BMlovR IsV2TY/IZ16g== X-IronPort-AV: E=McAfee;i="6000,8403,9807"; a="255508820" X-IronPort-AV: E=Sophos;i="5.77,483,1596524400"; d="scan'208";a="255508820" X-Amp-Result: SKIPPED(no attachment in message) X-Amp-File-Uploaded: False Received: from orsmga005.jf.intel.com ([10.7.209.41]) by fmsmga105.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 16 Nov 2020 10:59:07 -0800 IronPort-SDR: zbyVVXbqFUOi3JjC9nuCPM9Omjk+TB2gDXwV1guWIh7xQAmYY/YCyVlkpANIFjMWWF0eA+waJg 5Of0r9R1X5ig== X-IronPort-AV: E=Sophos;i="5.77,483,1596524400"; d="scan'208";a="543709966" Received: from abarnicl-mobl2.ger.corp.intel.com (HELO dalessan-mobl1.ir.intel.com) ([10.252.19.98]) by orsmga005-auth.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 16 Nov 2020 10:59:04 -0800 From: Daniele Alessandrelli To: Herbert Xu , "David S. Miller" Cc: linux-crypto@vger.kernel.org, devicetree@vger.kernel.org, Rob Herring , Mark Gross , Declan Murphy , Daniele Alessandrelli Subject: [PATCH v3 0/3] crypto: Add Keem Bay OCS HCU driver Date: Mon, 16 Nov 2020 18:58:43 +0000 Message-Id: <20201116185846.773464-1-daniele.alessandrelli@linux.intel.com> X-Mailer: git-send-email 2.26.2 MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Precedence: bulk List-ID: X-Mailing-List: linux-crypto@vger.kernel.org The Intel Keem Bay SoC has an Offload Crypto Subsystem (OCS) featuring a Hashing Control Unit (HCU) for accelerating hashing operations. This driver adds support for such hardware thus enabling hardware-accelerated hashing on the Keem Bay SoC for the following algorithms: - sha224 and hmac(sha224) - sha256 and hmac(sha256) - sha384 and hmac(sha384) - sha512 and hmac(sha512) - sm3 and hmac(sm3) The driver is passing crypto manager self-tests, including the extra tests (CRYPTO_MANAGER_EXTRA_TESTS=y). v2 -> v3: - Fixed more issues with dt-bindings (removed useless descriptions for reg, interrupts, and clocks) v1 -> v2: - Fixed issues with dt-bindings Daniele Alessandrelli (1): MAINTAINERS: Add maintainers for Keem Bay OCS HCU driver Declan Murphy (2): dt-bindings: crypto: Add Keem Bay OCS HCU bindings crypto: keembay: Add Keem Bay OCS HCU driver .../crypto/intel,keembay-ocs-hcu.yaml | 46 + MAINTAINERS | 11 + drivers/crypto/Kconfig | 2 + drivers/crypto/Makefile | 1 + drivers/crypto/keembay/Kconfig | 20 + drivers/crypto/keembay/Makefile | 5 + drivers/crypto/keembay/keembay-ocs-hcu-core.c | 1484 +++++++++++++++++ drivers/crypto/keembay/ocs-hcu.c | 593 +++++++ drivers/crypto/keembay/ocs-hcu.h | 115 ++ 9 files changed, 2277 insertions(+) create mode 100644 Documentation/devicetree/bindings/crypto/intel,keembay-ocs-hcu.yaml create mode 100644 drivers/crypto/keembay/Kconfig create mode 100644 drivers/crypto/keembay/Makefile create mode 100644 drivers/crypto/keembay/keembay-ocs-hcu-core.c create mode 100644 drivers/crypto/keembay/ocs-hcu.c create mode 100644 drivers/crypto/keembay/ocs-hcu.h base-commit: c3a98c3ad5c0dc60a1ac66bf91147a3f39cac96b -- 2.26.2