Received: by 2002:a05:6a10:16a7:0:0:0:0 with SMTP id gp39csp44911pxb; Tue, 17 Nov 2020 20:03:45 -0800 (PST) X-Google-Smtp-Source: ABdhPJyA4ST/dW0IeXT0VCgTcxgI/gQYPx3sfSYIKHfv0TE4MLUryN0iQjrYtXSk9Nvcr4hc5eoo X-Received: by 2002:a50:daca:: with SMTP id s10mr15529855edj.263.1605672225639; Tue, 17 Nov 2020 20:03:45 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1605672225; cv=none; d=google.com; s=arc-20160816; b=ix7DqbaVU7biFZuuLNNX1B64DeU2T8zWm2P4RpRN/oMt2lJBSTu+VupWRbiTwKUkrE ZShBhz1iHTfSFoOySgzK1Zn5+8y+wN0OFxLRt/nL9FtG7wRU3CRci0SVNqZ5kOanhver 9S53IdGJpTEu3sL+/KgoTQjYl5Do0xcgzFb5lK2GMog2J6Uy6WMK0dkmJTCfkPG2h2I9 TMyGdsizE+gBZ63cl660gSbkf7aCYWuooqqszH0nCk5k2WIePzSxbFZiO5UDDGWCus/o GjFEYzTNuh/gNkGGK6Uo5RhAQDAR4LVz8fzhvad2YI0oCI6oBTLOgavKuMrgzhDhMGrE xMGQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:in-reply-to:content-disposition:mime-version :references:message-id:subject:cc:to:from:date:dkim-signature; bh=10leeznI+eRQpEgtqZRmaXQRvCAkSUBOaaabyov8Zyk=; b=F1YBuCNm91pW4on1Gs+KCp5GtrzC5I2FdxcSSzbxYXCujEJNndMXrAzI9sFQhbBCjT NJRDb9AO+1ABb2wap+oQfiE7GwcJC1MnRM0Ia+FveCQ5n0dVdwsx0tN25CJpJMY8t00p Xk44cZPOnkW1M8cXmB+cnO0nYZ7weReIXPp+PLzOJJNcjFchPdt+iIYJgqR59BcZ8dnX ANtGPUleieL7mv0XSCBuVcRE4cpTciS4p0CYDpMcVwJt7XBt4gZGj0ODnKOikcw7TSV7 e9d/vaEjGU1SGPys3kfiE9EQF8i4x4cmmmqt1cEZvEjFah4z9xwzfVd4KnZ3IQYjvkEb P3Ng== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b="G/0ZgiA7"; spf=pass (google.com: domain of linux-crypto-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-crypto-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id z5si9449734ejj.742.2020.11.17.20.03.21; Tue, 17 Nov 2020 20:03:45 -0800 (PST) Received-SPF: pass (google.com: domain of linux-crypto-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b="G/0ZgiA7"; spf=pass (google.com: domain of linux-crypto-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-crypto-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727226AbgKREDA (ORCPT + 99 others); Tue, 17 Nov 2020 23:03:00 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:55438 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726202AbgKREDA (ORCPT ); Tue, 17 Nov 2020 23:03:00 -0500 Received: from mail-oi1-x243.google.com (mail-oi1-x243.google.com [IPv6:2607:f8b0:4864:20::243]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 19D37C061A51 for ; Tue, 17 Nov 2020 20:03:00 -0800 (PST) Received: by mail-oi1-x243.google.com with SMTP id w145so721838oie.9 for ; Tue, 17 Nov 2020 20:03:00 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=date:from:to:cc:subject:message-id:references:mime-version :content-disposition:in-reply-to; bh=10leeznI+eRQpEgtqZRmaXQRvCAkSUBOaaabyov8Zyk=; b=G/0ZgiA7hEywvaEPWFtecw0QLSDpKMJHvoz6o5JoNX96b0KFZRw2ZHvpVB/ndhZsF1 xv3AvfAL1qpRNGQePlszRP8yZdM3V/Ky+tghDeotunPykmulRfR/tk9DBVQi/tv56R2V oTG72vscrXztgI3DygNouk8vH0SnghoJ2MSfJ+78H16H7J3VYdJ7YotcSiTqEMMA0QxJ 4qLwsB3CN0M5pgYGu3v4ivi3yfQGoSlpwV7nZSHkU4OAwQ+94OnJ9VqIY7NYaaUU9ipS WP7lMh88BqvxAUAv5zWgfdfrCZ5Gqy9R5hD4L6SILfRFU9EKpg49xkXjC5Wu9ckl9Thp ghaA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:date:from:to:cc:subject:message-id:references :mime-version:content-disposition:in-reply-to; bh=10leeznI+eRQpEgtqZRmaXQRvCAkSUBOaaabyov8Zyk=; b=YhDDyavLlgLVDJethaGD2h8r5GUYM5AlbsrSTrTLkC2bSLQWPPB8x2lbHJQZbFPAVC XtAE3UtC8f8PQGMpvtWiIbFCTNYnZLmP1AvgUAm5axu04VB8+MqpreeKekTv2gCIvDcs 7bfbuwUA2ltz07UBR3OUccIdWIQmLmscY4WWMQLvKViz4D5bRWgWejpSEb3R/7ThR6eh ma3YshAd3FMtbrEslROuNWF+ngGD0F71TpVDauwS2pX80butvQXtdOwjWq2F92menRTa h5crPtn8My1MyMBdAIrAmEx2VdasUIzsym1I10nVRtH3IVq9aksWT4d0swHiw1XRcBFF OLqw== X-Gm-Message-State: AOAM532RPV6bmNeRuaOyIgQa4Cdly1YNPyqEWd+hxiub4D6U6Lo64mVU dG3Z5VMLkaRAF79rxCulYLpDJw== X-Received: by 2002:aca:e155:: with SMTP id y82mr1612187oig.21.1605672179363; Tue, 17 Nov 2020 20:02:59 -0800 (PST) Received: from builder.lan (104-57-184-186.lightspeed.austtx.sbcglobal.net. [104.57.184.186]) by smtp.gmail.com with ESMTPSA id d202sm7096825oig.3.2020.11.17.20.02.58 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 17 Nov 2020 20:02:58 -0800 (PST) Date: Tue, 17 Nov 2020 22:02:57 -0600 From: Bjorn Andersson To: Thara Gopinath Cc: agross@kernel.org, herbert@gondor.apana.org.au, davem@davemloft.net, robh+dt@kernel.org, sboyd@kernel.org, mturquette@baylibre.com, linux-arm-msm@vger.kernel.org, linux-crypto@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-clk@vger.kernel.org Subject: Re: [PATCH 3/6] drivers:crypto:qce: Enable support for crypto engine on sdm845. Message-ID: <20201118040257.GC8532@builder.lan> References: <20201117134714.3456446-1-thara.gopinath@linaro.org> <20201117134714.3456446-4-thara.gopinath@linaro.org> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <20201117134714.3456446-4-thara.gopinath@linaro.org> Precedence: bulk List-ID: X-Mailing-List: linux-crypto@vger.kernel.org On Tue 17 Nov 07:47 CST 2020, Thara Gopinath wrote: > Add support Qualcomm Crypto Engine accelerated encryption and > authentication algorithms on sdm845. > Reviewed-by: Bjorn Andersson Regards, Bjorn > Signed-off-by: Thara Gopinath > --- > drivers/crypto/qce/core.c | 17 ++++++++++++++++- > 1 file changed, 16 insertions(+), 1 deletion(-) > > diff --git a/drivers/crypto/qce/core.c b/drivers/crypto/qce/core.c > index ea616b7259ae..67c3ca13e55b 100644 > --- a/drivers/crypto/qce/core.c > +++ b/drivers/crypto/qce/core.c > @@ -160,7 +160,21 @@ static int qce_check_version(struct qce_device *qce) > return -ENODEV; > > qce->burst_size = QCE_BAM_BURST_SIZE; > - qce->pipe_pair_id = 1; > + > + /* > + * Rx and tx pipes are treated as a pair inside CE. > + * Pipe pair number depended on the actual BAM dma pipe > + * that is used for transfers. The BAM dma pipes are passed > + * from the device tree and used to derive the pipe pair > + * id in the CE driver as follows. > + * BAM dma pipes(rx, tx) CE pipe pair id > + * 0,1 0 > + * 2,3 1 > + * 4,5 2 > + * 6,7 3 > + * ... > + */ > + qce->pipe_pair_id = qce->dma.rxchan->chan_id >> 1; > > dev_dbg(qce->dev, "Crypto device found, version %d.%d.%d\n", > major, minor, step); > @@ -261,6 +275,7 @@ static int qce_crypto_remove(struct platform_device *pdev) > > static const struct of_device_id qce_crypto_of_match[] = { > { .compatible = "qcom,crypto-v5.1", }, > + { .compatible = "qcom,crypto-v5.4", }, > {} > }; > MODULE_DEVICE_TABLE(of, qce_crypto_of_match); > -- > 2.25.1 >