Received: by 2002:a05:6a10:f347:0:0:0:0 with SMTP id d7csp2780662pxu; Mon, 14 Dec 2020 10:42:05 -0800 (PST) X-Google-Smtp-Source: ABdhPJxmML1yoKcpqYK+wajVqSI1XJxDMma7Wd6xSFFhrHSbASdbMTDjwC4W/I6pG+rTTNjdHk2f X-Received: by 2002:a05:6402:b4d:: with SMTP id bx13mr26160738edb.93.1607971325374; Mon, 14 Dec 2020 10:42:05 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1607971325; cv=none; d=google.com; s=arc-20160816; b=HBqWRBMlZmlBW8AupcLJQi+ICbx5eUpwMsOazB4DHO0aL7NLmEF7LPuC1wsaoRGBR9 iiFNgfQqsoAg88r+qJ2rttptXa7OcCc6nBYVikfCse5lLUjEHj58lTgmjU/WpOSVXrx0 PCTPYwyNXHsl+l+xtIhj/7a6yrPq8nsheGa0uOSHiFvDaSikOCiiK0MPZvVSaKZTvlf9 3ECMzXBuYWp2P+mhjnSaoNSMlKLchryhlcS09lW8288VZl10F9kLbJd3D2AFwh3SuSHo BAuGX5fxg6W04AncNDGrJG5Kzcacn744k1FJ0MqInXz4bfOAK0DNd2L/sxrK8+3BQKNi Nq7Q== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-language:content-transfer-encoding :in-reply-to:mime-version:user-agent:date:message-id:from:references :cc:to:subject:dkim-signature:dkim-filter; bh=kpcwIrXtVBuyRCK1Ze8YnKp2N4XWniqSHRfqwIwGfjk=; b=kdZsV3FBDua6uyFC9HvIB83Ynv4UKNVN8VBu0TkAeUQrqmSY5RAAAOoNVGEBf/Rdho yIeE6JwwXhaHLY3VjqcHGG1NrmbmblT+HiQRHWnHUSpucNndn0t2b+dzfmMkA8S+NOME jTgqA8Mu1odGGt9KKGLhB52h9Z+p93La1xKilVMT7eTM3srdhLIW4rLN2jdagKcb4qr+ T0wv9l9iSp7ja/0I+OUi8l09Edvxbrdk+dN4wbhlXqpmA64wikyDkgf5Q43FoJBmIzC5 fjEuXV9QN2rKdaO3PpAo+Odb9ifE/qLukuevyrtlxgBJFO/QwIg5DbGBqjXI9EI+QqEw 78lQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@broadcom.com header.s=dkimrelay header.b=FUIQlo47; spf=pass (google.com: domain of linux-crypto-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-crypto-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=broadcom.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id r14si9983448eju.173.2020.12.14.10.41.35; Mon, 14 Dec 2020 10:42:05 -0800 (PST) Received-SPF: pass (google.com: domain of linux-crypto-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@broadcom.com header.s=dkimrelay header.b=FUIQlo47; spf=pass (google.com: domain of linux-crypto-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-crypto-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=broadcom.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S2440511AbgLNRzA (ORCPT + 99 others); Mon, 14 Dec 2020 12:55:00 -0500 Received: from lpdvacalvio01.broadcom.com ([192.19.229.182]:35798 "EHLO relay.smtp-ext.broadcom.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1732436AbgLNRyt (ORCPT ); Mon, 14 Dec 2020 12:54:49 -0500 X-Greylist: delayed 490 seconds by postgrey-1.27 at vger.kernel.org; Mon, 14 Dec 2020 12:54:46 EST Received: from [10.136.13.65] (lbrmn-lnxub113.ric.broadcom.net [10.136.13.65]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by relay.smtp-ext.broadcom.com (Postfix) with ESMTPS id 09ADC80E3; Mon, 14 Dec 2020 09:45:38 -0800 (PST) DKIM-Filter: OpenDKIM Filter v2.11.0 relay.smtp-ext.broadcom.com 09ADC80E3 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=broadcom.com; s=dkimrelay; t=1607967938; bh=AmNcKbdMqhqlJWgOqKFduLFh2nSR2MZaSlc8ErgP3rQ=; h=Subject:To:Cc:References:From:Date:In-Reply-To:From; b=FUIQlo47TnNfZAsYW1U83C/bnAdy06uCY7OVJwD8zVddfyMO5BydpZ04kxxCTyOQO OdfvVBvKA9pIXDu545hub0tUoUXGJks/V4yHBto71SLj5d291j7Ht/Oq2Di0SC8YJ4 KCKy+1sxnC9EJ4zyrToonCGQRIMtWakUdJXsNezA= Subject: Re: [PATCH 1/2] hwrng: iproc-rng200: Fix disable of the block. To: matthias.bgg@kernel.org, mpm@selenic.com, herbert@gondor.apana.org.au, rjui@broadcom.com, sbranden@broadcom.com, f.fainelli@gmail.com Cc: linux-kernel@vger.kernel.org, Julia.Lawall@inria.fr, bcm-kernel-feedback-list@broadcom.com, linux-arm-kernel@lists.infradead.org, nsaenzjulienne@suse.de, linux-crypto@vger.kernel.org, Matthias Brugger References: <20201214160454.22769-1-matthias.bgg@kernel.org> From: Scott Branden Message-ID: <24e22e5a-7371-02b4-1636-2e03def420e3@broadcom.com> Date: Mon, 14 Dec 2020 09:45:37 -0800 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:68.0) Gecko/20100101 Thunderbird/68.10.0 MIME-Version: 1.0 In-Reply-To: <20201214160454.22769-1-matthias.bgg@kernel.org> Content-Type: text/plain; charset=utf-8 Content-Transfer-Encoding: 8bit Content-Language: en-CA Precedence: bulk List-ID: X-Mailing-List: linux-crypto@vger.kernel.org On 2020-12-14 8:04 a.m., matthias.bgg@kernel.org wrote: > From: Matthias Brugger > > When trying to disable the block we bitwise or the control > register with value zero. This will leave the block always turned on. > Fix this by setting the corresponding bit to zero. > > Fixes: c83d45d5685f ("hwrng: iproc-rng200 - Add Broadcom IPROC RNG driver") Commit message needs to be re-written. I don't think this is an actual fix as the ~RNG_CTL_RNG_RBGEN_MASK already zeros the bit.  This is just a code change, which is fine because it makes things clearer > Signed-off-by: Matthias Brugger > --- > > drivers/char/hw_random/iproc-rng200.c | 5 ++--- > 1 file changed, 2 insertions(+), 3 deletions(-) > > diff --git a/drivers/char/hw_random/iproc-rng200.c b/drivers/char/hw_random/iproc-rng200.c > index 01583faf9893..e106ce3c0146 100644 > --- a/drivers/char/hw_random/iproc-rng200.c > +++ b/drivers/char/hw_random/iproc-rng200.c > @@ -28,7 +28,6 @@ > #define RNG_CTRL_OFFSET 0x00 > #define RNG_CTRL_RNG_RBGEN_MASK 0x00001FFF > #define RNG_CTRL_RNG_RBGEN_ENABLE 0x00000001 > -#define RNG_CTRL_RNG_RBGEN_DISABLE 0x00000000 > > #define RNG_SOFT_RESET_OFFSET 0x04 > #define RNG_SOFT_RESET 0x00000001 > @@ -61,7 +60,7 @@ static void iproc_rng200_restart(void __iomem *rng_base) > /* Disable RBG */ > val = ioread32(rng_base + RNG_CTRL_OFFSET); > val &= ~RNG_CTRL_RNG_RBGEN_MASK; This mask will already zero the enable bit. > - val |= RNG_CTRL_RNG_RBGEN_DISABLE; > + val &= ~RNG_CTRL_RNG_RBGEN_ENABLE; > iowrite32(val, rng_base + RNG_CTRL_OFFSET); > > /* Clear all interrupt status */ > @@ -174,7 +173,7 @@ static void iproc_rng200_cleanup(struct hwrng *rng) > /* Disable RNG hardware */ > val = ioread32(priv->base + RNG_CTRL_OFFSET); > val &= ~RNG_CTRL_RNG_RBGEN_MASK; > - val |= RNG_CTRL_RNG_RBGEN_DISABLE; > + val &= ~RNG_CTRL_RNG_RBGEN_ENABLE; > iowrite32(val, priv->base + RNG_CTRL_OFFSET); > } >