Received: by 2002:a05:6a10:9848:0:0:0:0 with SMTP id x8csp388705pxf; Wed, 17 Mar 2021 07:27:41 -0700 (PDT) X-Google-Smtp-Source: ABdhPJwwjYmjlfXcCYiDMvlOmueEm8eusyOdpm1n42uoZcg6JZypo+bs5lH/c0GSgO8cjc3sOhUC X-Received: by 2002:aa7:d792:: with SMTP id s18mr41803276edq.176.1615991261382; Wed, 17 Mar 2021 07:27:41 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1615991261; cv=none; d=google.com; s=arc-20160816; b=nPE0abpweJogookBiYPg7YNSOLbN2tUhdTHLEC4sRUdu+TQbLEZyiEbYR3laS+D2De LYs4onEIRc9O8a/aCYMH3MSqZYYK6iJxEfj6f1oNuUFWlZVnhE1EZiWpu5+xH/t78zgi bRnNXvAbiLC3qGPu8Lb/mAL6YXBlCK6PEs+7YyU1+ESTZhMIg3SaFaMcQLYXsK7Vf+9A QBhbqqafCZonOjPNHCIF4nHn6uxgn16nwGMFyr8Hh/gAvgLSX4ZMcj4kV9Y1B6QqGUXs 1ZgEEncTudcrEXKk2C8lwmL/XMdwkbTBonqmOI41bTlzRJtijfMw8EgWeVnR15KkR2k3 iEHQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:content-language :in-reply-to:mime-version:user-agent:date:message-id:from:references :cc:to:subject:dkim-signature; bh=Oac/DlVej6hY85el0HaXgLiTpQUzb79aFBt4IEthyz0=; b=Z0ObtOoNG3tWvbXcyPIU82TmWNSnbek6fJdTlXzYxGO/QpsTUo6YRkFqcg232BrEvy iJBZQz30epIsAsmhcWeg/F+YzPN8mMkPURjx1EBrK3IJcpOCLFY4dSsXR1li2kfZz7pn RILGaAyuF81ypUwFqvbuRYyKgUU0N45/DH8xKe7XyaGYpyk3BW3EjCT9Cow5/XJ/W3de N8cdOwXgHp3P2HRz+hEVYNJN5VOPLssfFkSc75qB/btTqlqBxpDBcVu/3ch4IBBmtkj1 103Dwbr4DtL8Lw4wvywZea4Tcg2KYkP+tetIO84qky9geSpZ7gMChBXd+jBMlzcjkZT9 2jWA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=GKM4NaIx; spf=pass (google.com: domain of linux-crypto-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-crypto-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id i6si16082628ejz.383.2021.03.17.07.27.13; Wed, 17 Mar 2021 07:27:41 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-crypto-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=GKM4NaIx; spf=pass (google.com: domain of linux-crypto-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-crypto-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231583AbhCQO0L (ORCPT + 99 others); Wed, 17 Mar 2021 10:26:11 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:54340 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S231730AbhCQO0B (ORCPT ); Wed, 17 Mar 2021 10:26:01 -0400 Received: from mail-qv1-xf2f.google.com (mail-qv1-xf2f.google.com [IPv6:2607:f8b0:4864:20::f2f]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id DB46AC061762 for ; Wed, 17 Mar 2021 07:26:00 -0700 (PDT) Received: by mail-qv1-xf2f.google.com with SMTP id q9so1434513qvm.6 for ; Wed, 17 Mar 2021 07:26:00 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=subject:to:cc:references:from:message-id:date:user-agent :mime-version:in-reply-to:content-language:content-transfer-encoding; bh=Oac/DlVej6hY85el0HaXgLiTpQUzb79aFBt4IEthyz0=; b=GKM4NaIxpRPCpBQcQWSGyqYsfZU/PTZSYW3A0Jz0vsRsLiAsfw410A2D0WKTa2PslS rey3lj5hAfeS+D7i4uvXO9e3pg/iTbD5dQK3yQdgHMC8eyafGpCBjlQtjGbHI1QnNWkt uMG8yr4WwyDUIoFrSkPn0k5vG1xR4Q/3C0++5tkOATQ87QqTDYb93hoh8pYj5GerQPxT YNXfPCyOyKNobP7NObSiJKhF+3ZXL7DNXLsuIo1oWUoASEUeeTZviIoeeJIarbj819/Y 8z+EOoMylKhzK8v76auJzF+9+yT6JWsbl5eh0Tw51Vxr3LIVT65m+mye92QDidHQmLps WMWQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:subject:to:cc:references:from:message-id:date :user-agent:mime-version:in-reply-to:content-language :content-transfer-encoding; bh=Oac/DlVej6hY85el0HaXgLiTpQUzb79aFBt4IEthyz0=; b=HVP1ij5SbUX6iNhF6JUQXHO/VUgPBrFHIQoSzGw8HgPUNmziFrYyFq7MfJ44fIiHfs 2Na8db6/ePuwaAOWk2hcTS7agGrEZRWhEmLIME7CqSc5Qi/i7AoiCFiT/ZH/9Sm4z09Y 1RR1gjVcBaWL/FcEX8+ZtBWlVOdIAGToL+No2AwvwAkPrYURRvAJ9zNDNxZIRYwFEzqB wlD1pS0bG+4WXwClafHCYqODOUI0WvdA4GJHytpQPA1jqvi2Yuse7ZWjzlOoevuTORW5 d4LT8LeYs31/OvYG31T5lXJjkEM3b9m9fLVYyXF0DwuCXiVFKZjfYVqvUPCQzfr6Afgf +YuA== X-Gm-Message-State: AOAM531jv1cqNllRz/uIjoyLc5yHRBZ+0n2aDyd6GZ90+/PsT+i8d14h W4c/fgLPbW4NiHVa7gttg+h/ZQ== X-Received: by 2002:a0c:c248:: with SMTP id w8mr5675492qvh.58.1615991159804; Wed, 17 Mar 2021 07:25:59 -0700 (PDT) Received: from [192.168.1.93] (pool-71-163-245-5.washdc.fios.verizon.net. [71.163.245.5]) by smtp.gmail.com with ESMTPSA id y9sm17232696qkm.19.2021.03.17.07.25.59 (version=TLS1_3 cipher=TLS_AES_128_GCM_SHA256 bits=128/128); Wed, 17 Mar 2021 07:25:59 -0700 (PDT) Subject: Re: [PATCH 2/8] dt-bindings: crypto : Add new compatible strings for qcom-qce To: Bhupesh Sharma , Rob Herring Cc: linux-arm-msm@vger.kernel.org, Bjorn Andersson , Andy Gross , Herbert Xu , "David S . Miller" , Stephen Boyd , Michael Turquette , linux-clk@vger.kernel.org, linux-crypto@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, bhupesh.linux@gmail.com References: <20210310052503.3618486-1-bhupesh.sharma@linaro.org> <20210310052503.3618486-3-bhupesh.sharma@linaro.org> <20210316222825.GA3792517@robh.at.kernel.org> From: Thara Gopinath Message-ID: <525bea31-b377-6f64-5cc2-827c738df372@linaro.org> Date: Wed, 17 Mar 2021 10:25:58 -0400 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:68.0) Gecko/20100101 Thunderbird/68.10.0 MIME-Version: 1.0 In-Reply-To: Content-Type: text/plain; charset=utf-8; format=flowed Content-Language: en-US Content-Transfer-Encoding: 7bit Precedence: bulk List-ID: X-Mailing-List: linux-crypto@vger.kernel.org On 3/17/21 9:20 AM, Bhupesh Sharma wrote: > Hi Rob, > > Thanks for your review. > > On Wed, 17 Mar 2021 at 03:58, Rob Herring wrote: >> >> On Wed, Mar 10, 2021 at 10:54:57AM +0530, Bhupesh Sharma wrote: >>> Newer qcom chips support newer versions of the qce IP, so add >>> new compatible strings for qcom-qce (in addition to the existing >>> "qcom,crypto-v5.1"). >>> >>> With [1], Thara tried to add the support for new compatible strings, >>> but we couldn't conclude on the approach to be used. Since we have >>> a number of new qcom arm64 SoCs available now, several of which >>> support the same crypto IP version, so it makes more sense to use >>> the IP version for the compatible string, rather than using the soc >>> name as the compatible string. >>> >>> [1]. https://lore.kernel.org/linux-arm-msm/20201119155233.3974286-7-thara.gopinath@linaro.org/ >>> >>> Cc: Thara Gopinath >>> Cc: Bjorn Andersson >>> Cc: Rob Herring >>> Cc: Andy Gross >>> Cc: Herbert Xu >>> Cc: David S. Miller >>> Cc: Stephen Boyd >>> Cc: Michael Turquette >>> Cc: linux-clk@vger.kernel.org >>> Cc: linux-crypto@vger.kernel.org >>> Cc: devicetree@vger.kernel.org >>> Cc: linux-kernel@vger.kernel.org >>> Cc: bhupesh.linux@gmail.com >>> Signed-off-by: Bhupesh Sharma >>> --- >>> Documentation/devicetree/bindings/crypto/qcom-qce.txt | 6 +++++- >>> 1 file changed, 5 insertions(+), 1 deletion(-) >>> >>> diff --git a/Documentation/devicetree/bindings/crypto/qcom-qce.txt b/Documentation/devicetree/bindings/crypto/qcom-qce.txt >>> index 07ee1b12000b..217b37dbd58a 100644 >>> --- a/Documentation/devicetree/bindings/crypto/qcom-qce.txt >>> +++ b/Documentation/devicetree/bindings/crypto/qcom-qce.txt >>> @@ -2,7 +2,11 @@ Qualcomm crypto engine driver >>> >>> Required properties: >>> >>> -- compatible : should be "qcom,crypto-v5.1" >>> +- compatible : Supported versions are: >>> + - "qcom,crypto-v5.1", for ipq6018 >>> + - "qcom,crypto-v5.4", for sdm845, sm8150 >> >> 2 SoCs sharing 1 version doesn't convince me on using version numbers. >> Having 4 versions for 5 SoCs further convinces me you should stick with >> SoC specific compatibles as *everyone* else does (including most QCom >> bindings). Hi! So, it is 2 SoCs today. But we do have a bunch of SoCs for each version and these could be added in future. I think I have asked this question before as well,how about "qcom,sdm845-crypto", "qcom,crypto-v5.4" and have only "qcom,crypto-" in the driver ? I see this being done by some Qcom bindings. > Fair enough. I will add SoC specific compatibles in v2, which should > be out shortly. > > Regards, > Bhupesh > >>> + - "qcom,crypto-v5.5", for sm8250 >>> + - "qcom,crypto-v5.6", for sm8350 >>> - reg : specifies base physical address and size of the registers map >>> - clocks : phandle to clock-controller plus clock-specifier pair >>> - clock-names : "iface" clocks register interface >>> -- >>> 2.29.2 >>> -- Warm Regards Thara