Received: by 2002:a05:6a10:206:0:0:0:0 with SMTP id 6csp814628pxj; Thu, 27 May 2021 12:15:59 -0700 (PDT) X-Google-Smtp-Source: ABdhPJy+svc61bLABI/sFG/7RCBGFtNYY+PDf5miIs11rJJ1b2qn80LME7Kl9ZhSwubamSh9TToy X-Received: by 2002:a6b:6a19:: with SMTP id x25mr3968327iog.11.1622142959619; Thu, 27 May 2021 12:15:59 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1622142959; cv=none; d=google.com; s=arc-20160816; b=hXzWh247P8K5ZhwCTkwI53+c/HSjhFk2D8YxDutsIY3hrY32Rxe63yFY3dY9HQjZqz 39tJsyfWdIgfDVSnoJdMNu9ob60MTFNgoZEna2Mi0mV0pmbkAq1tViYiCZmsKKWA/PjU Bpi5N9MI3oT6Chd/QYvVgevoer0BWAnDpfzGwHQizIcvvGG6p37a5Wmzp0v3ZfkmjywW q+AW+JH/TUNmlCh0Nniv6j16iBMs0PO/jXtJ5ZXKAsbfYy3g8xVoe7aIWl8injmxKF2u RzJZDedk6OSy0Ck8/AfHZMmjW5TzZlD6W/1D58zfz78Br9ivFYk0oo7ZA/F4Sg5Mfzot 1VVw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:organization :mime-version:references:in-reply-to:message-id:date:subject:cc:to :from:ironport-sdr:ironport-sdr; bh=L+F/Ix0KDFuNJ3uf+YSjCpbdzwJgxrlPSio8vJReTCE=; b=fbvQoFja7FOaf8I2gmSqeLn5K4VuKUxea9VaXBXTE8hHIenh6BwOYFV2Yqs5ryThO7 FHt+TIoKQI0EAROyuF/FFudRnXyICOs7r/2eax26dQ2k6KjHhGLeELZ6XL3RplrLRrqr tekvJ69aF0Koycnbbw46PqFMMlExgcGgnflmhYtptpxWj7GsbeshHplWNhva9GWZSxsn ofdjghD5FOw/ruYYJ3AkUyYUh+JTflpwZB23DoZwZGWuLFWBITHC9j72v/LPPb57AyC8 yFwGiak8SIeGhDaY3k6xrYQ5vPZ9cGrgn3Vmde+1k/Tcs2AgVqzbxD6rk5tljfQgOCL3 0BfQ== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-crypto-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-crypto-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id x3si3003994ilq.48.2021.05.27.12.15.43; Thu, 27 May 2021 12:15:59 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-crypto-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-crypto-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-crypto-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S234676AbhE0TPA (ORCPT + 99 others); Thu, 27 May 2021 15:15:00 -0400 Received: from mga06.intel.com ([134.134.136.31]:7489 "EHLO mga06.intel.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S234663AbhE0TPA (ORCPT ); Thu, 27 May 2021 15:15:00 -0400 IronPort-SDR: mztzM/nHksrQ3PkPy3mrCRktqxxu2ftt9a3VRPoqM2becVjj7rWDk5UcvgghHX4yHQWKj1z87R lzMmEbyBnw8Q== X-IronPort-AV: E=McAfee;i="6200,9189,9997"; a="264012434" X-IronPort-AV: E=Sophos;i="5.83,228,1616482800"; d="scan'208";a="264012434" Received: from fmsmga002.fm.intel.com ([10.253.24.26]) by orsmga104.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 27 May 2021 12:13:27 -0700 IronPort-SDR: FhXT7Tq9vDsG1Ve/5/JOJWN6emh9lbUR7fWNIOWujwk8xuXxZTRtyHeaErZkTLMbTfQgbvlTrq NPh4KmMIpKxQ== X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="5.83,228,1616482800"; d="scan'208";a="480717749" Received: from silpixa00393544.ir.intel.com ([10.237.213.118]) by fmsmga002.fm.intel.com with ESMTP; 27 May 2021 12:13:25 -0700 From: Marco Chiappero To: herbert@gondor.apana.org.au Cc: linux-crypto@vger.kernel.org, qat-linux@intel.com, Marco Chiappero , Giovanni Cabiddu Subject: [PATCH 03/10] crypto: qat - enable interrupts only after ISR allocation Date: Thu, 27 May 2021 20:12:44 +0100 Message-Id: <20210527191251.6317-4-marco.chiappero@intel.com> X-Mailer: git-send-email 2.26.2 In-Reply-To: <20210527191251.6317-1-marco.chiappero@intel.com> References: <20210527191251.6317-1-marco.chiappero@intel.com> MIME-Version: 1.0 Organization: Intel Research and Development Ireland Ltd - Co. Reg. #308263 - Collinstown Industrial Park, Leixlip, County Kildare - Ireland Content-Transfer-Encoding: 8bit Precedence: bulk List-ID: X-Mailing-List: linux-crypto@vger.kernel.org Enable device interrupts after the setup of the interrupt handlers. Signed-off-by: Marco Chiappero Reviewed-by: Giovanni Cabiddu --- drivers/crypto/qat/qat_common/adf_init.c | 4 ++-- 1 file changed, 2 insertions(+), 2 deletions(-) diff --git a/drivers/crypto/qat/qat_common/adf_init.c b/drivers/crypto/qat/qat_common/adf_init.c index 744c40351428..14e9f3b22c60 100644 --- a/drivers/crypto/qat/qat_common/adf_init.c +++ b/drivers/crypto/qat/qat_common/adf_init.c @@ -88,8 +88,6 @@ int adf_dev_init(struct adf_accel_dev *accel_dev) return -EFAULT; } - hw_data->enable_ints(accel_dev); - if (adf_ae_init(accel_dev)) { dev_err(&GET_DEV(accel_dev), "Failed to initialise Acceleration Engine\n"); @@ -110,6 +108,8 @@ int adf_dev_init(struct adf_accel_dev *accel_dev) } set_bit(ADF_STATUS_IRQ_ALLOCATED, &accel_dev->status); + hw_data->enable_ints(accel_dev); + /* * Subservice initialisation is divided into two stages: init and start. * This is to facilitate any ordering dependencies between services -- 2.26.2