Received: by 2002:a05:6a10:206:0:0:0:0 with SMTP id 6csp234899pxj; Thu, 3 Jun 2021 05:32:09 -0700 (PDT) X-Google-Smtp-Source: ABdhPJwt253rQDRlcys9QAG6H7b295pz3FDBYybZ7mifOz2voKdmS+sDMKdhsd1HCrgCC+Gc0o8g X-Received: by 2002:a17:906:240b:: with SMTP id z11mr29784385eja.545.1622723529052; Thu, 03 Jun 2021 05:32:09 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1622723529; cv=none; d=google.com; s=arc-20160816; b=I06Dbu6mSIH8pAa/VEIDqBoxdPgEt9gSCi2RSarmE2KCV/gyBlPn2pVfPOPG8rU0zp DpQVzN+ULDflumVKMbZ4jGFR2+q6MpG91X0t8e2UUJKgPklX80xJPjZ5n0SBa7cNz8Th EqEkocUYmwDbVX+d/O/xVsyFXE0yDJ34uVB5OIdSAJvZTXOzzWs5LChyR4agFzeYZUQ0 yhx9O8GF4j8xv3dwBBVY8XYh9/UlJvsquM61Go0tE5f7ImVeETZjnwQGHZfMfrYxSRDC O9B46NxbzBozXFs8L0GD9Mh/jU/S8xpc5v4Y8ocCjhQKcajdtJZq30LH7VjcFxFHMhgD JQAA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:user-agent:in-reply-to:content-disposition :mime-version:references:message-id:subject:cc:to:from:date; bh=7nOTkpLiqJdnPaX6vHDYA5IgFLQyfDCRCwp2qOnxouE=; b=cvUcZvp/k3qM21sGLiE5j+JfSgzssCXPS07F9pDtXb3iyNgcK2kxpOVX57WMalZj8y 3fNK5gUirDbDsx8WClCkpfQh+djUHd2hEUq1Ct8tGENipM9Hc8x3LF4k6NVQNzooPrXj M3GHgxsKHx9+7L1s6bMBgxu8quBOd8Ntxy7KHO4wWVrRgHmf1F6BD6UUFxqwb7d7LKje 0dyeIgSGISfvmK20/fJ+njf8ubz6TJ6n2ywC9ddbTbwD9c4EbGUsolniC8UNeKeHFee/ 7RuYjsacV1/riOdF2YvVLKIQbVT2P7RMBLpn3k1wF7NHt6QZGWnv6MZjUqRxFjMyWoQf 9dbg== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-crypto-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-crypto-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id n5si2212018edr.505.2021.06.03.05.31.45; Thu, 03 Jun 2021 05:32:09 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-crypto-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-crypto-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-crypto-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S229892AbhFCMcg (ORCPT + 99 others); Thu, 3 Jun 2021 08:32:36 -0400 Received: from helcar.hmeau.com ([216.24.177.18]:60906 "EHLO deadmen.hmeau.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229871AbhFCMcg (ORCPT ); Thu, 3 Jun 2021 08:32:36 -0400 Received: from gondobar.mordor.me.apana.org.au ([192.168.128.4] helo=gondobar) by deadmen.hmeau.com with esmtp (Exim 4.92 #5 (Debian)) id 1lomUs-000207-Pb; Thu, 03 Jun 2021 20:30:50 +0800 Received: from herbert by gondobar with local (Exim 4.92) (envelope-from ) id 1lomUp-0001ev-9c; Thu, 03 Jun 2021 20:30:47 +0800 Date: Thu, 3 Jun 2021 20:30:47 +0800 From: Herbert Xu To: Srujana Challa Cc: davem@davemloft.net, linux-crypto@vger.kernel.org, arno@natisbad.org, bbrezillon@kernel.org, jerinj@marvell.com Subject: Re: [PATCH 0/4] Add support for Marvell CN10K CPT block Message-ID: <20210603123047.GF6161@gondor.apana.org.au> References: <20210525112718.18288-1-schalla@marvell.com> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <20210525112718.18288-1-schalla@marvell.com> User-Agent: Mutt/1.10.1 (2018-07-13) Precedence: bulk List-ID: X-Mailing-List: linux-crypto@vger.kernel.org On Tue, May 25, 2021 at 04:57:14PM +0530, Srujana Challa wrote: > The current CPT driver supports OcteonTX2 silicon variants. > The same OcteonTX2 Resource Virtualization Unit(RVU) is > carried forward to the next-gen silicon ie OcteonTX3(CN10K), > with some changes and feature enhancements. > > This patch series adds support for CN10K silicon. > > Srujana Challa (4): > crypto: octeontx2: Add mailbox support for CN10K > crypto: octeontx2: add support to map LMTST region for CN10K > crypto: octeontx2: add support for CPT operations on CN10K > crypto: octeontx2: enable and handle ME interrupts > > drivers/crypto/marvell/octeontx2/Makefile | 13 +- > drivers/crypto/marvell/octeontx2/cn10k_cpt.c | 93 ++++++++++ > drivers/crypto/marvell/octeontx2/cn10k_cpt.h | 36 ++++ > .../marvell/octeontx2/otx2_cpt_common.h | 23 +++ > .../marvell/octeontx2/otx2_cpt_hw_types.h | 16 +- > drivers/crypto/marvell/octeontx2/otx2_cptlf.c | 9 +- > drivers/crypto/marvell/octeontx2/otx2_cptlf.h | 10 ++ > drivers/crypto/marvell/octeontx2/otx2_cptpf.h | 1 + > .../marvell/octeontx2/otx2_cptpf_main.c | 160 +++++++++++++----- > .../marvell/octeontx2/otx2_cptpf_ucode.c | 32 +++- > .../marvell/octeontx2/otx2_cptpf_ucode.h | 8 +- > drivers/crypto/marvell/octeontx2/otx2_cptvf.h | 3 + > .../marvell/octeontx2/otx2_cptvf_main.c | 49 ++++-- > .../marvell/octeontx2/otx2_cptvf_mbox.c | 43 +++++ > .../marvell/octeontx2/otx2_cptvf_reqmgr.c | 17 +- > 15 files changed, 438 insertions(+), 75 deletions(-) > create mode 100644 drivers/crypto/marvell/octeontx2/cn10k_cpt.c > create mode 100644 drivers/crypto/marvell/octeontx2/cn10k_cpt.h All applied. Thanks. -- Email: Herbert Xu Home Page: http://gondor.apana.org.au/~herbert/ PGP Key: http://gondor.apana.org.au/~herbert/pubkey.txt