Received: by 2002:a05:6a10:1287:0:0:0:0 with SMTP id d7csp3297232pxv; Mon, 26 Jul 2021 00:17:34 -0700 (PDT) X-Google-Smtp-Source: ABdhPJwFP8v514r+l8nA5yq+q0Af+AymI2AcBq7DBPVYmPKQlJ8ZsP1eiTAfQQu6xgqCVYV+0FBr X-Received: by 2002:a02:c906:: with SMTP id t6mr15388041jao.117.1627283854180; Mon, 26 Jul 2021 00:17:34 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1627283854; cv=none; d=google.com; s=arc-20160816; b=UwXded0aZD7fp1Aw9cCSUFWKPk1YYaCfGA/3E9wxOl+4QsVUEua8lqe9udA6wpIrw+ 3753fznCtAwH6NhGte5XlYB8hinGE98Y4TFI1Wpe8lP0aLMjuFOlXVwe6keqek718ISR Rz3iKZMQ/gjPe/0KP3Si4dw4epdGJkyGvQejAabAjBzwZpcPZbRkLyqbXDPvvEifkkA/ AsorfbsLWz3DppdTCVUU3DXM04Z3dwf5a4QuJsbrp2ZE+Hv9IN4dXpcQMxzaILOCeLam JzSofivN1+w5S1pESCOjlYoCpeUOefjuSei1wfQD6gYJC7py7L4HVgOf1o04TVGznqW1 7G0A== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:mime-version:message-id:date:subject:cc:to:from; bh=boaEy7rktiudxL2UnuIRMeRAiW/a5hzWWVCRjEGLsY0=; b=iMDEjENdJ1rIBpa1aAn6l6cOAo1xyFZLqthNd4gqqy+dWGl7HVY4JlePse4TZVMNJ1 Zk5//8EkT3f5I3m4r+HI17GA/6rlbSg552ErIX/g1F8b/bfYU8wTG+lPzeuT+WEM9x+q XmtHBEIelyLyO6mmHN6i2C6oOYjjMfKe617Nt6CI67RnPQ2YPCgDtI3FFLa4vf4RL+T8 cu8rohelRQAC4SHJXOY6pisIvj5fv3i4caw3E3yFW0UltUuUaSSzfXOE8JZ8yMcd/Hiu D7/WUADD1QGRWlYDqOLSCU+4W9EYWzyD5nyj91YKHhGhKypTpn7OvuFtL/uy4nFlIiG8 zK4Q== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-crypto-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-crypto-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=mediatek.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id k12si5138820ilu.161.2021.07.26.00.17.12; Mon, 26 Jul 2021 00:17:34 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-crypto-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-crypto-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-crypto-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=mediatek.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231941AbhGZGgh (ORCPT + 99 others); Mon, 26 Jul 2021 02:36:37 -0400 Received: from mailgw02.mediatek.com ([210.61.82.184]:55862 "EHLO mailgw02.mediatek.com" rhost-flags-OK-FAIL-OK-FAIL) by vger.kernel.org with ESMTP id S231774AbhGZGgg (ORCPT ); Mon, 26 Jul 2021 02:36:36 -0400 X-UUID: acb8997731e54c20a9623734505e804f-20210726 X-UUID: acb8997731e54c20a9623734505e804f-20210726 Received: from mtkmbs10n2.mediatek.inc [(172.21.101.183)] by mailgw02.mediatek.com (envelope-from ) (Generic MTA with TLSv1.2 ECDHE-RSA-AES256-GCM-SHA384 256/256) with ESMTP id 1892193250; Mon, 26 Jul 2021 15:16:54 +0800 Received: from mtkcas10.mediatek.inc (172.21.101.39) by mtkmbs01n2.mediatek.inc (172.21.101.79) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Mon, 26 Jul 2021 15:16:52 +0800 Received: from mtksdccf07.mediatek.inc (172.21.84.99) by mtkcas10.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1497.2 via Frontend Transport; Mon, 26 Jul 2021 15:16:52 +0800 From: Sam Shih To: Rob Herring , Sean Wang , Linus Walleij , Matthias Brugger , Matt Mackall , Herbert Xu , Greg Kroah-Hartman , Wim Van Sebroeck , Guenter Roeck , Michael Turquette , Stephen Boyd , Hsin-Yi Wang , Enric Balletbo i Serra , Fabien Parent , Seiya Wang , , , , , , , , , CC: John Crispin , Ryder Lee , Sam Shih Subject: [PATCH 00/12] Add basic SoC support for mediatek mt7986 Date: Mon, 26 Jul 2021 15:14:27 +0800 Message-ID: <20210726071439.14248-1-sam.shih@mediatek.com> X-Mailer: git-send-email 2.18.0 MIME-Version: 1.0 Content-Type: text/plain X-MTK: N Precedence: bulk List-ID: X-Mailing-List: linux-crypto@vger.kernel.org This patch adds basic SoC support for Mediatek's new 4-core SoC, MT7986, which is mainly for wifi-router application. Sam Shih (12): dt-bindings: clock: mediatek: document clk bindings for mediatek mt7986 SoC clk: mediatek: add mt7986 clock IDs clk: mediatek: add mt7986 clock support pinctrl: mediatek: moore: use pin number in mtk_pin_desc instead of array index dt-bindings: pinctrl: update bindings for MT7986 SoC pinctrl: mediatek: add support for MT7986 SoC dt-bindings: arm64: dts: mediatek: Add mt7986 series dt-bindings: rng: mediatek: add mt7986 to mtk rng binding dt-bindings: serial: Add compatible for Mediatek MT7986 dt-bindings: watchdog: Add compatible for Mediatek MT7986 arm64: dts: mediatek: add mt7986a support arm64: dts: mediatek: add mt7986b support .../devicetree/bindings/arm/mediatek.yaml | 8 + .../arm/mediatek/mediatek,apmixedsys.txt | 1 + .../bindings/arm/mediatek/mediatek,ethsys.txt | 1 + .../arm/mediatek/mediatek,infracfg.txt | 2 + .../arm/mediatek/mediatek,sgmiisys.txt | 2 + .../arm/mediatek/mediatek,topckgen.txt | 1 + .../bindings/pinctrl/pinctrl-mt7622.txt | 284 +++ .../devicetree/bindings/rng/mtk-rng.yaml | 1 + .../devicetree/bindings/serial/mtk-uart.txt | 1 + .../devicetree/bindings/watchdog/mtk-wdt.txt | 1 + arch/arm64/boot/dts/mediatek/Makefile | 2 + arch/arm64/boot/dts/mediatek/mt7986a-rfb.dts | 49 + arch/arm64/boot/dts/mediatek/mt7986a.dtsi | 235 +++ arch/arm64/boot/dts/mediatek/mt7986b-rfb.dts | 21 + arch/arm64/boot/dts/mediatek/mt7986b.dtsi | 235 +++ drivers/clk/mediatek/Kconfig | 17 + drivers/clk/mediatek/Makefile | 2 + drivers/clk/mediatek/clk-mt7986-eth.c | 132 ++ drivers/clk/mediatek/clk-mt7986.c | 610 ++++++ drivers/pinctrl/mediatek/Kconfig | 7 + drivers/pinctrl/mediatek/Makefile | 1 + drivers/pinctrl/mediatek/pinctrl-moore.c | 61 + drivers/pinctrl/mediatek/pinctrl-mt7986.c | 1640 +++++++++++++++++ include/dt-bindings/clock/mt7986-clk.h | 244 +++ 24 files changed, 3558 insertions(+) create mode 100644 arch/arm64/boot/dts/mediatek/mt7986a-rfb.dts create mode 100644 arch/arm64/boot/dts/mediatek/mt7986a.dtsi create mode 100644 arch/arm64/boot/dts/mediatek/mt7986b-rfb.dts create mode 100644 arch/arm64/boot/dts/mediatek/mt7986b.dtsi create mode 100644 drivers/clk/mediatek/clk-mt7986-eth.c create mode 100644 drivers/clk/mediatek/clk-mt7986.c create mode 100644 drivers/pinctrl/mediatek/pinctrl-mt7986.c create mode 100644 include/dt-bindings/clock/mt7986-clk.h -- 2.29.2