Received: by 2002:a05:6a10:1287:0:0:0:0 with SMTP id d7csp6361263pxv; Thu, 29 Jul 2021 12:36:46 -0700 (PDT) X-Google-Smtp-Source: ABdhPJwBjnjTt2E/EXZnGZrVY2N5Gj6mVVOZZr2IZPQhpzDbfTu9vZ+owzPdVdWio8fzx4X4N0lC X-Received: by 2002:a05:6402:160c:: with SMTP id f12mr7884281edv.122.1627587405917; Thu, 29 Jul 2021 12:36:45 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1627587405; cv=none; d=google.com; s=arc-20160816; b=sbB8U8EIHPJUrJjBuWKSu99K3dvDfZ9FSFRt00lfSNL2qunLuSzPvqtTgNh13dCn6x yxwOrZHEpTxKf4c892SQ03EsIqXgQAWEodozeRuerDpCDP4mOJlVk0MQu5OJDs66xKjj IaELCj0WJuFbn9xiuKiR+z/05hkv84lPNOc9fyJobeLc7enjnicUphYbMnoRW215gdrb U4x6YNhd8lLuhK/VVQEO0MKqZiz5qwmTyIvhRJJY4taK6rkcrbNSmcS36+unB00ByAkR bOiu6TjrQJtArmP3Cr6bbHX9yjNjSWIsxjb3gjQFw+Py6sA1nW89NDtsi4XEWTIHSk0t 6gwA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:cc:to:subject:message-id:date:from:in-reply-to :references:mime-version:dkim-signature; bh=G1B0SMEBasHSGJQ8AAvC3FPP630qOSNAUpb9U1EBt4o=; b=dUSW5mF6336Jogz73dOgk+P+Gjgti+EjVNedYGAQUwa5NoY6+jMU6sopiwurYxJh3C eQcJnivRyQx23V4aqNm/3awhdczPzqW3M3ORcJZgoQjUD+wznB87OS0ZgyLKOceOVLr2 tA1bohPb/eW32IVUaBSHYuyK3zlCdkki8oy76Ala0bAL+JpwWsZJjoybXTme8LY0TMnt 265BSpb+QRCVu0pHVvdqJmOvJlMA1vUncJFc0Vu5BGRimIEX+ohp4gAFGm54YqNia9Nf 95zWuQ0VUT2EYkBSqyqsW6dldiNqOSddul9nyuFXpi5IVh5xEe2hmxaZBtOyb15oASkS GpnQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@kernel.org header.s=k20201202 header.b=F0dn6pqL; spf=pass (google.com: domain of linux-crypto-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-crypto-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id f4si3828529ejt.2.2021.07.29.12.36.09; Thu, 29 Jul 2021 12:36:45 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-crypto-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@kernel.org header.s=k20201202 header.b=F0dn6pqL; spf=pass (google.com: domain of linux-crypto-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-crypto-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231984AbhG2Tee (ORCPT + 99 others); Thu, 29 Jul 2021 15:34:34 -0400 Received: from mail.kernel.org ([198.145.29.99]:35994 "EHLO mail.kernel.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229606AbhG2Tee (ORCPT ); Thu, 29 Jul 2021 15:34:34 -0400 Received: by mail.kernel.org (Postfix) with ESMTPSA id B2E9B60E76; Thu, 29 Jul 2021 19:34:30 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=k20201202; t=1627587270; bh=4AE8gySMnmw4ukw7WiP/vi7kSExtOyQED99CxMrW4aY=; h=References:In-Reply-To:From:Date:Subject:To:Cc:From; b=F0dn6pqLLxt8U3AFzExMEoXrzzdy5UoPXiAhyFTWi3fWLq8/tSDXl/JEssxNcK8+p jiLObenKDCuUo8ok6W1UGS1F5Wtt63p2NY57+JcWM5PcoFs+e1PRVKb+7tqTRkgepS pi1d58N5SJB0YDqXyEHcPuWd1B/RR0k0snIOnikcQ8veB2o0NsCOPNmZqQKHYYXETK 5GT7zRfg2GWYgsNPSzQzaQdqrd5VgG7q46smVp9ce7FjpX6gq7xX0CYtqNaS+o+bzM 6n33c9gB1zdB9RY4GF1nPaGh9UVcxupSnvQpJBW9Td3nEaxF5rhAzB9X/3MtC1ZQxW QdpJmadgH5fUQ== Received: by mail-ed1-f43.google.com with SMTP id p21so9664216edi.9; Thu, 29 Jul 2021 12:34:30 -0700 (PDT) X-Gm-Message-State: AOAM531Af1tGMfvkESSlgmUPsg2Qk4GHYVP2LUXT0sWjY4iybqJ0UdTw 0wfwzs52CYkCbUqJNO1GupyxU0OtflS3vsE5Zg== X-Received: by 2002:aa7:c603:: with SMTP id h3mr7723900edq.165.1627587269262; Thu, 29 Jul 2021 12:34:29 -0700 (PDT) MIME-Version: 1.0 References: <20210519143700.27392-1-bhupesh.sharma@linaro.org> <20210519143700.27392-2-bhupesh.sharma@linaro.org> <20210521014316.GA2462277@robh.at.kernel.org> In-Reply-To: From: Rob Herring Date: Thu, 29 Jul 2021 13:34:17 -0600 X-Gmail-Original-Message-ID: Message-ID: Subject: Re: [PATCH v3 01/17] dt-bindings: qcom-bam: Convert binding to YAML To: Bhupesh Sharma Cc: linux-arm-msm , Thara Gopinath , Bjorn Andersson , Andy Gross , Herbert Xu , "David S . Miller" , Stephen Boyd , Michael Turquette , Vinod Koul , "open list:DMA GENERIC OFFLOAD ENGINE SUBSYSTEM" , linux-clk , "open list:HARDWARE RANDOM NUMBER GENERATOR CORE" , devicetree@vger.kernel.org, "linux-kernel@vger.kernel.org" , Bhupesh Sharma Content-Type: text/plain; charset="UTF-8" Precedence: bulk List-ID: X-Mailing-List: linux-crypto@vger.kernel.org On Thu, Jun 3, 2021 at 9:27 PM Bhupesh Sharma wrote: > > Hello Rob, > > Thanks for the review and sorry for the late reply. > > On Fri, 21 May 2021 at 07:13, Rob Herring wrote: > > > > On Wed, May 19, 2021 at 08:06:44PM +0530, Bhupesh Sharma wrote: > > > Convert Qualcomm BAM DMA devicetree binding to YAML. > > > > > > Cc: Thara Gopinath > > > Cc: Bjorn Andersson > > > Cc: Rob Herring > > > Cc: Andy Gross > > > Cc: Herbert Xu > > > Cc: David S. Miller > > > Cc: Stephen Boyd > > > Cc: Michael Turquette > > > Cc: Vinod Koul > > > Cc: dmaengine@vger.kernel.org > > > Cc: linux-clk@vger.kernel.org > > > Cc: linux-crypto@vger.kernel.org > > > Cc: devicetree@vger.kernel.org > > > Cc: linux-kernel@vger.kernel.org > > > Cc: bhupesh.linux@gmail.com > > > Signed-off-by: Bhupesh Sharma > > > --- > > > .../devicetree/bindings/dma/qcom_bam_dma.txt | 50 ---------- > > > .../devicetree/bindings/dma/qcom_bam_dma.yaml | 91 +++++++++++++++++++ > > > 2 files changed, 91 insertions(+), 50 deletions(-) > > > delete mode 100644 Documentation/devicetree/bindings/dma/qcom_bam_dma.txt > > > create mode 100644 Documentation/devicetree/bindings/dma/qcom_bam_dma.yaml > > > > > > diff --git a/Documentation/devicetree/bindings/dma/qcom_bam_dma.txt b/Documentation/devicetree/bindings/dma/qcom_bam_dma.txt > > > deleted file mode 100644 > > > index cf5b9e44432c..000000000000 > > > --- a/Documentation/devicetree/bindings/dma/qcom_bam_dma.txt > > > +++ /dev/null > > > @@ -1,50 +0,0 @@ > > > -QCOM BAM DMA controller > > > - > > > -Required properties: > > > -- compatible: must be one of the following: > > > - * "qcom,bam-v1.4.0" for MSM8974, APQ8074 and APQ8084 > > > - * "qcom,bam-v1.3.0" for APQ8064, IPQ8064 and MSM8960 > > > - * "qcom,bam-v1.7.0" for MSM8916 > > > -- reg: Address range for DMA registers > > > -- interrupts: Should contain the one interrupt shared by all channels > > > -- #dma-cells: must be <1>, the cell in the dmas property of the client device > > > - represents the channel number > > > -- clocks: required clock > > > -- clock-names: must contain "bam_clk" entry > > > -- qcom,ee : indicates the active Execution Environment identifier (0-7) used in > > > - the secure world. > > > -- qcom,controlled-remotely : optional, indicates that the bam is controlled by > > > - remote proccessor i.e. execution environment. > > > -- num-channels : optional, indicates supported number of DMA channels in a > > > - remotely controlled bam. > > > -- qcom,num-ees : optional, indicates supported number of Execution Environments > > > - in a remotely controlled bam. > > > - > > > -Example: > > > - > > > - uart-bam: dma@f9984000 = { > > > - compatible = "qcom,bam-v1.4.0"; > > > - reg = <0xf9984000 0x15000>; > > > - interrupts = <0 94 0>; > > > - clocks = <&gcc GCC_BAM_DMA_AHB_CLK>; > > > - clock-names = "bam_clk"; > > > - #dma-cells = <1>; > > > - qcom,ee = <0>; > > > - }; > > > - > > > -DMA clients must use the format described in the dma.txt file, using a two cell > > > -specifier for each channel. > > > - > > > -Example: > > > - serial@f991e000 { > > > - compatible = "qcom,msm-uart"; > > > - reg = <0xf991e000 0x1000> > > > - <0xf9944000 0x19000>; > > > - interrupts = <0 108 0>; > > > - clocks = <&gcc GCC_BLSP1_UART2_APPS_CLK>, > > > - <&gcc GCC_BLSP1_AHB_CLK>; > > > - clock-names = "core", "iface"; > > > - > > > - dmas = <&uart-bam 0>, <&uart-bam 1>; > > > - dma-names = "rx", "tx"; > > > - }; > > > diff --git a/Documentation/devicetree/bindings/dma/qcom_bam_dma.yaml b/Documentation/devicetree/bindings/dma/qcom_bam_dma.yaml > > > new file mode 100644 > > > index 000000000000..173e4d7508a6 > > > --- /dev/null > > > +++ b/Documentation/devicetree/bindings/dma/qcom_bam_dma.yaml > > > @@ -0,0 +1,91 @@ > > > +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) > > > +%YAML 1.2 > > > +--- > > > +$id: http://devicetree.org/schemas/dma/qcom_bam_dma.yaml# > > > +$schema: http://devicetree.org/meta-schemas/core.yaml# > > > + > > > +title: QCOM BAM DMA controller binding > > > + > > > +maintainers: > > > + - Bhupesh Sharma > > > + > > > +description: | > > > + This document defines the binding for the BAM DMA controller > > > + found on Qualcomm parts. > > > + > > > +allOf: > > > + - $ref: "dma-controller.yaml#" > > > + > > > +properties: > > > + compatible: > > > + enum: > > > + - qcom,bam-v1.4.0 > > > + - qcom,bam-v1.3.0 > > > + - qcom,bam-v1.7.0 > > > > Can we keep the SoC association please. > > The original bam dma bindings are as per the underlying bam IP > version, so I would prefer that we keep it this way for this series. > > Later on I can send a patchset to convert the bam DMA dt-bindings, dts > and driver to work with 'SoC association' instead. I just mean keep a comment with the mapping of versions to SoC: > > > - * "qcom,bam-v1.4.0" for MSM8974, APQ8074 and APQ8084 > > > - * "qcom,bam-v1.3.0" for APQ8064, IPQ8064 and MSM8960 > > > - * "qcom,bam-v1.7.0" for MSM8916 Otherwise, we are losing that information. Rob