Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id A8BB1C433FE for ; Fri, 12 Nov 2021 10:41:00 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by mail.kernel.org (Postfix) with ESMTP id 88FF760ED5 for ; Fri, 12 Nov 2021 10:41:00 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231173AbhKLKns (ORCPT ); Fri, 12 Nov 2021 05:43:48 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:45376 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S233441AbhKLKns (ORCPT ); Fri, 12 Nov 2021 05:43:48 -0500 Received: from mail-lf1-x12d.google.com (mail-lf1-x12d.google.com [IPv6:2a00:1450:4864:20::12d]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id AA196C06127A for ; Fri, 12 Nov 2021 02:40:57 -0800 (PST) Received: by mail-lf1-x12d.google.com with SMTP id b40so21250022lfv.10 for ; Fri, 12 Nov 2021 02:40:57 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=subject:to:cc:references:from:message-id:date:user-agent :mime-version:in-reply-to:content-language:content-transfer-encoding; bh=GVudPWh9z7/9ROvJAujFUKtqeFkQkz4OzzMVyQLCtzo=; b=xUrEE+nZx0rXepYvGqn+YobNymOSxkeoTkZFzIZcIRY1XtRebBWiwo9DX0IX0Ita4Y S+WvHtxvVvCNiI4ooVfpLXR4RzB6lntJkq0OLzPqQ3vUL+cuRvdxfxzJlff15RuMH52a lyc6j3uLAvXPdqqSJ5d1x8Pr+7Ma0v7LW+iYduCPI1kc9Z9hltWLqRrp+khTTwraCyQ6 8Emr1JI1aweSBbtv9uY25ZbP6QvOcX3felkWlj/MUVzUT1kjsly4FX1zC59ekz9zpcgM 64vjDMfXoXtsbV/EFsh8Q2iMCVyIjkTtQmvXBAubVXaRDYc7TiSgbjKRdE+DtKcUuDJ0 Z72A== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:subject:to:cc:references:from:message-id:date :user-agent:mime-version:in-reply-to:content-language :content-transfer-encoding; bh=GVudPWh9z7/9ROvJAujFUKtqeFkQkz4OzzMVyQLCtzo=; b=tjvkREwcqkiR+PYgpXIQJFF9Iir95wGAmW/mmJUjxxA8Vwzt4+8LWAkDer9Mcco8be gvFGZdm2DZd1Id1ACU2VU4szhduABEPU1alPzWSK7rbzYWoDrPbAos7zsveUIhvfuCYD TrGaNA49DXW8ZPz3lEh/fpPToj729BXx9vtK+1M8b8/l4Xdgsuh5dciN4KN3anQ/UXXB O/9F7FtJYWHbC0TvlYq4NJRGxYtkLLu4mwVGIDpSbDq5dWx/p6Ad2CNsrZ56m1f093M2 c3aKRNOD4qSuoSpY1Iz5LjYweCsDV8H3mWfw+NCLo10LjtqBqgOj8EaZZqfvmKdLFhgh fcnA== X-Gm-Message-State: AOAM531vXF9NaXr7ql6z6lISi7BjPtosovsJvU397t3e7gioMZf0PXQ0 YCRSsRMZl0PjD168V/dUZ6Ocdg== X-Google-Smtp-Source: ABdhPJxLSJRXW0zwXqew1B9iaPPb1ofazypqUEOYB4QnZRXOyXeXReJ0GxqHvlKd2s4rWc8YL8/Scg== X-Received: by 2002:ac2:42c5:: with SMTP id n5mr13054211lfl.511.1636713655951; Fri, 12 Nov 2021 02:40:55 -0800 (PST) Received: from [192.168.1.102] (62-248-207-242.elisa-laajakaista.fi. [62.248.207.242]) by smtp.gmail.com with ESMTPSA id o15sm524819lfu.283.2021.11.12.02.40.55 (version=TLS1_3 cipher=TLS_AES_128_GCM_SHA256 bits=128/128); Fri, 12 Nov 2021 02:40:55 -0800 (PST) Subject: Re: [PATCH v5 14/22] crypto: qce: core: Add support to initialize interconnect path To: Bhupesh Sharma , linux-arm-msm@vger.kernel.org, linux-crypto@vger.kernel.org Cc: bhupesh.linux@gmail.com, linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, robh+dt@kernel.org, agross@kernel.org, herbert@gondor.apana.org.au, davem@davemloft.net, stephan@gerhold.net, Thara Gopinath , Bjorn Andersson References: <20211110105922.217895-1-bhupesh.sharma@linaro.org> <20211110105922.217895-15-bhupesh.sharma@linaro.org> From: Vladimir Zapolskiy Message-ID: <54178c8f-b9f9-1e8a-9a09-0e3ccaf6d5da@linaro.org> Date: Fri, 12 Nov 2021 12:40:55 +0200 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:78.0) Gecko/20100101 Thunderbird/78.6.1 MIME-Version: 1.0 In-Reply-To: <20211110105922.217895-15-bhupesh.sharma@linaro.org> Content-Type: text/plain; charset=utf-8; format=flowed Content-Language: en-US Content-Transfer-Encoding: 7bit Precedence: bulk List-ID: X-Mailing-List: linux-crypto@vger.kernel.org Hi Bhupesh, On 11/10/21 12:59 PM, Bhupesh Sharma wrote: > From: Thara Gopinath > > Crypto engine on certain Snapdragon processors like sm8150, sm8250, sm8350 > etc. requires interconnect path between the engine and memory to be > explicitly enabled and bandwidth set prior to any operations. Add support > in the qce core to enable the interconnect path appropriately. > > Cc: Bjorn Andersson > Cc: Rob Herring > Signed-off-by: Bhupesh Sharma > [Make header file inclusion alphabetical and use devm_of_icc_get()] > Signed-off-by: Thara Gopinath similar SoB swap is expected above. > --- > drivers/crypto/qce/core.c | 34 +++++++++++++++++++++++++++------- > drivers/crypto/qce/core.h | 1 + > 2 files changed, 28 insertions(+), 7 deletions(-) > > diff --git a/drivers/crypto/qce/core.c b/drivers/crypto/qce/core.c > index d3780be44a76..89d9c01ba009 100644 > --- a/drivers/crypto/qce/core.c > +++ b/drivers/crypto/qce/core.c > @@ -5,6 +5,7 @@ > > #include > #include > +#include > #include > #include > #include > @@ -22,6 +23,8 @@ > #define QCE_MAJOR_VERSION5 0x05 > #define QCE_QUEUE_LENGTH 1 > > +#define QCE_DEFAULT_MEM_BANDWIDTH 393600 > + > static const struct qce_algo_ops *qce_ops[] = { > #ifdef CONFIG_CRYPTO_DEV_QCE_SKCIPHER > &skcipher_ops, > @@ -206,21 +209,35 @@ static int qce_crypto_probe(struct platform_device *pdev) > if (ret < 0) > return ret; > > + qce->mem_path = devm_of_icc_get(qce->dev, "memory"); > + if (IS_ERR(qce->mem_path)) > + return PTR_ERR(qce->mem_path); > + > qce->core = devm_clk_get(qce->dev, "core"); > - if (IS_ERR(qce->core)) > - return PTR_ERR(qce->core); > + if (IS_ERR(qce->core)) { > + ret = PTR_ERR(qce->core); > + goto err; > + } > > qce->iface = devm_clk_get(qce->dev, "iface"); > - if (IS_ERR(qce->iface)) > - return PTR_ERR(qce->iface); > + if (IS_ERR(qce->iface)) { > + ret = PTR_ERR(qce->iface); > + goto err; > + } > > qce->bus = devm_clk_get(qce->dev, "bus"); > - if (IS_ERR(qce->bus)) > - return PTR_ERR(qce->bus); > + if (IS_ERR(qce->bus)) { > + ret = PTR_ERR(qce->bus); > + goto err; formally all these changes from 'return' to 'goto err' are not needed, the necessity of such a transition will be required in a later change. Please consider to move addition of 'err' goto label directly into patch v5 18/22 -- since I still think that v17/22 is not needed... > + } > + > + ret = icc_set_bw(qce->mem_path, QCE_DEFAULT_MEM_BANDWIDTH, QCE_DEFAULT_MEM_BANDWIDTH); > + if (ret) > + goto err; > > ret = clk_prepare_enable(qce->core); > if (ret) > - return ret; > + goto err_mem_path_disable; > > ret = clk_prepare_enable(qce->iface); > if (ret) > @@ -260,6 +277,9 @@ static int qce_crypto_probe(struct platform_device *pdev) > clk_disable_unprepare(qce->iface); > err_clks_core: > clk_disable_unprepare(qce->core); > +err_mem_path_disable: > + icc_set_bw(qce->mem_path, 0, 0); > +err: > return ret; See my comment above. > } > > diff --git a/drivers/crypto/qce/core.h b/drivers/crypto/qce/core.h > index 085774cdf641..228fcd69ec51 100644 > --- a/drivers/crypto/qce/core.h > +++ b/drivers/crypto/qce/core.h > @@ -35,6 +35,7 @@ struct qce_device { > void __iomem *base; > struct device *dev; > struct clk *core, *iface, *bus; > + struct icc_path *mem_path; > struct qce_dma_data dma; > int burst_size; > unsigned int pipe_pair_id; > -- Best wishes, Vladimir