Received: by 2002:a05:6a10:83d0:0:0:0:0 with SMTP id o16csp59281pxh; Thu, 7 Apr 2022 13:57:16 -0700 (PDT) X-Google-Smtp-Source: ABdhPJz3HKu2EMeIB2SdUUY98MISnQ7Y/ypxsUHEdKdfN/cX+P+pP64fQxizGGTZFBNVjA8GRwY0 X-Received: by 2002:a05:6a00:2392:b0:4fa:dcd2:5bc1 with SMTP id f18-20020a056a00239200b004fadcd25bc1mr15948338pfc.8.1649365036610; Thu, 07 Apr 2022 13:57:16 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1649365036; cv=none; d=google.com; s=arc-20160816; b=Ia28E1giH1dJG3epbog87HDx5WgLRP7o/Xt/TdrLxpqJV1D0vgUQ2u8ZJ1Z3uqM+68 Ht9oKbqxPRZkSEFQcIMTNf9Fze2i6eoivfEP3sUahwrMUlC3mHe+W7AQCMAKnmvDBo84 2oPy073A34JDyz8xBm5Xosg14xWmb68iSTzpYjOEXUbKqyOLrzx+botHFayenhscfVhl pggqKxAFXB1EDOYgh267TR6E8DbHLWAicnfE5n7XltH4zoKQFbAaWTVrsRW05KMM5eJ2 ZlotNIRNfClEqxeeGgtDnSx8Zj0npCuxpfQF0szKU9shIeJ0cZEzo3N/tKNDD75VKXEJ /Yng== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:organization :mime-version:references:in-reply-to:message-id:date:subject:cc:to :from:dkim-signature; bh=nkhBsEpFT0sZ+Om0USJZjv3wMcMYvL1Tnv0yt3ZsoBI=; b=XfnabZwE7+aSr8kaaHniSKEcbxaK/6nazI/PYyDVqeEKSBdZn5wtlNI2XJkFX6p1qX DWD/d1UrTTL+5qO5HzuVpGaKL0J3/X+oMolmqgabuEbJfsLa9jwX8/geK4kfyIwWEV9f Y4zoknSXXOBNxIEzOYOn5RKJcMwic0slQhWjaPx851Umn0C1jsTubPsa9iG983DFNibz rFumqyEkBTZkFEyGaG7PyotQokWpzl3HuLZV+ahjcrOyg9KDIbnSHbdif7v8JAgfCe5Q dio6EntiX8KJMpBSPd71Iq+EsGuAxkxEzAZD7q5HSA45eLOro7XU4o0pP7Fp1P1OtLAW 6BsQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@intel.com header.s=Intel header.b=jPob8GZJ; spf=pass (google.com: domain of linux-crypto-owner@vger.kernel.org designates 2620:137:e000::1:18 as permitted sender) smtp.mailfrom=linux-crypto-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com Return-Path: Received: from lindbergh.monkeyblade.net (lindbergh.monkeyblade.net. [2620:137:e000::1:18]) by mx.google.com with ESMTPS id k12-20020a170902c40c00b00153b2d16575si831255plk.381.2022.04.07.13.57.16 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 07 Apr 2022 13:57:16 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-crypto-owner@vger.kernel.org designates 2620:137:e000::1:18 as permitted sender) client-ip=2620:137:e000::1:18; Authentication-Results: mx.google.com; dkim=pass header.i=@intel.com header.s=Intel header.b=jPob8GZJ; spf=pass (google.com: domain of linux-crypto-owner@vger.kernel.org designates 2620:137:e000::1:18 as permitted sender) smtp.mailfrom=linux-crypto-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: from out1.vger.email (out1.vger.email [IPv6:2620:137:e000::1:20]) by lindbergh.monkeyblade.net (Postfix) with ESMTP id 43A9841095A; Thu, 7 Apr 2022 13:00:11 -0700 (PDT) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1345871AbiDGQxg (ORCPT + 99 others); Thu, 7 Apr 2022 12:53:36 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:49286 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1345858AbiDGQx2 (ORCPT ); Thu, 7 Apr 2022 12:53:28 -0400 Received: from mga12.intel.com (mga12.intel.com [192.55.52.136]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id E1731443CE for ; Thu, 7 Apr 2022 09:51:26 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1649350288; x=1680886288; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=PzA2sjHRaaIz3uWBzkkvvC8/a2sLme9fB64qaxbwL+k=; b=jPob8GZJAj6xPDlnxMOMoMl4bcjCXTZIMaVWeO3OphYYs/OJ+HFlRTqS r+BhsegJ9Z48fzZ68xQbRXjS+NKgmw+STv+4buiLvE24zKeZTDqjndU0K gyz53dTDZPyR/VRb3MQxKhsw1k/ztKyODWXZTx0BCklefXZVhwDu174FL WuNvtt006Nbb7+KVlHdekG0R/In/7CDD2EbI2CkIHBWlwUQdu44pRoNBt xQZAr7IjdhABSoBzKYxDf50gjXzGsQnIiqROPAicDuZhlmGJWXYnNi9+q zSR7qN/attEVPHqqeLWZj9mhyueRb4UO3Ef4wakL5CyLnKzHpRCGKQj2n g==; X-IronPort-AV: E=McAfee;i="6400,9594,10310"; a="241312112" X-IronPort-AV: E=Sophos;i="5.90,242,1643702400"; d="scan'208";a="241312112" Received: from fmsmga002.fm.intel.com ([10.253.24.26]) by fmsmga106.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 07 Apr 2022 09:51:26 -0700 X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="5.90,242,1643702400"; d="scan'208";a="652898403" Received: from silpixa00393544.ir.intel.com ([10.237.213.118]) by fmsmga002.fm.intel.com with ESMTP; 07 Apr 2022 09:51:25 -0700 From: Marco Chiappero To: herbert@gondor.apana.org.au Cc: linux-crypto@vger.kernel.org, qat-linux@intel.com, giovanni.cabiddu@intel.com, Marco Chiappero Subject: [PATCH v2 15/16] crypto: qat - use u32 variables in all GEN4 pfvf_ops Date: Thu, 7 Apr 2022 17:54:54 +0100 Message-Id: <20220407165455.256777-16-marco.chiappero@intel.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20220407165455.256777-1-marco.chiappero@intel.com> References: <20220407165455.256777-1-marco.chiappero@intel.com> MIME-Version: 1.0 Organization: Intel Research and Development Ireland Ltd - Co. Reg. #308263 - Collinstown Industrial Park, Leixlip, County Kildare - Ireland Content-Transfer-Encoding: 8bit X-Spam-Status: No, score=-2.0 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,HEADER_FROM_DIFFERENT_DOMAINS, MAILING_LIST_MULTI,RDNS_NONE,SPF_HELO_NONE,T_SCC_BODY_TEXT_LINE, URIBL_BLOCKED autolearn=no autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-crypto@vger.kernel.org Change adf_gen4_enable_vf2pf_interrupts() to use a u32 variable, consistently with both other GEN4 pfvf_ops and pfvf_ops of other generations. Signed-off-by: Marco Chiappero Reviewed-by: Giovanni Cabiddu --- drivers/crypto/qat/qat_common/adf_gen4_pfvf.c | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) diff --git a/drivers/crypto/qat/qat_common/adf_gen4_pfvf.c b/drivers/crypto/qat/qat_common/adf_gen4_pfvf.c index 8091fc52e13a..73ec8defb2d3 100644 --- a/drivers/crypto/qat/qat_common/adf_gen4_pfvf.c +++ b/drivers/crypto/qat/qat_common/adf_gen4_pfvf.c @@ -40,7 +40,7 @@ static u32 adf_gen4_pf_get_vf2pf_offset(u32 i) static void adf_gen4_enable_vf2pf_interrupts(void __iomem *pmisc_addr, u32 vf_mask) { - unsigned int val; + u32 val; val = ADF_CSR_RD(pmisc_addr, ADF_4XXX_VM2PF_MSK) & ~vf_mask; ADF_CSR_WR(pmisc_addr, ADF_4XXX_VM2PF_MSK, val); -- 2.34.1