Received: by 2002:a6b:500f:0:0:0:0:0 with SMTP id e15csp3250638iob; Mon, 16 May 2022 17:09:10 -0700 (PDT) X-Google-Smtp-Source: ABdhPJy08XzTNV5vhQ+IHerZc28bdCi0CSNUAwaSJ+uTQscB3I5RkAhf9YrsSvJWlUZYvkQD7PMI X-Received: by 2002:a17:90b:3909:b0:1dc:2805:9aeb with SMTP id ob9-20020a17090b390900b001dc28059aebmr33076799pjb.147.1652746149878; Mon, 16 May 2022 17:09:09 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1652746149; cv=none; d=google.com; s=arc-20160816; b=T6NGRsu82/RlbHll13vulHCSVtccy0eIkktWxD2vxPtJ4LH8rB0P7eJwfLikFvjW3Q QCrXrpWj/LANx+IPT10CNdBcu2TxuivUiCvJwR3OTPD3GaX2qWGb+a2tlzrD2QKSw4Zi flK9232bHOVrY/ihcBpWCBFfH6WG7sZ35j29h4YUfin1HyBdTHMmKVtv5DxZRyzkQ+/G BPTUVk/qgG85j3i+4A1b0VwaNYB6KVZ+AytgFbq//CKJeUEtcsfzzgCxvWYxUtukWQqh ti01IaY4Jh1TBKCWVubW1AW42TBxgbk1wm3VNmb6l5btV8c76cZKW+d50lSKpKNV1AU3 C52w== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:organization:in-reply-to:content-disposition :mime-version:references:message-id:subject:cc:to:from:date :dkim-signature; bh=VVW3vwXrPzwcKZmQumACXToCqfufqnudHeIuoP3n4tQ=; b=gagqe70M63tAt8gnkg6rsQfcprgNqxDdrObjVO9tYB5+8DwGla4SQpITJZna0LI7Pa dBDBR5TQJ5DuyVuSePkVOuMQ6pCD2hAVXOhoq9pMDORK3YOvdsZclxzqrFR8JiJ5aKi4 kvgSTXlCGfqsTRGTc64suavIF5aTJxxEToD3/+ORxEgiEqztWOBK996bjg1EwWZMtZlk 0RPaja0JkGyFm/Q2tmtE4HjXB+hgKUDgKNjeH8L+g/zLB7wTLP6e2h7QwW2iq5aJZ89b wI0B4by1qjzDIIpQ93JSDRyHGnFEeQUQKtc+cdS090iPhNVXJwi05FbOnBzG45ND8BAp Xt+g== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@intel.com header.s=Intel header.b=P65PJLml; spf=pass (google.com: domain of linux-crypto-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-crypto-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id mh6-20020a17090b4ac600b001df4a633120si909552pjb.75.2022.05.16.17.08.38; Mon, 16 May 2022 17:09:09 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-crypto-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@intel.com header.s=Intel header.b=P65PJLml; spf=pass (google.com: domain of linux-crypto-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-crypto-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S236302AbiEPUuj (ORCPT + 99 others); Mon, 16 May 2022 16:50:39 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:41240 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S237916AbiEPUuM (ORCPT ); Mon, 16 May 2022 16:50:12 -0400 Received: from mga01.intel.com (mga01.intel.com [192.55.52.88]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 3FCA6CF2; Mon, 16 May 2022 13:25:59 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1652732759; x=1684268759; h=date:from:to:cc:subject:message-id:references: mime-version:in-reply-to; bh=o+Om2Nhj5JA77vWK4kvR0zricBYgkeFtHqrTTN0lf4w=; b=P65PJLmllKTEKMmx+DJ8cbBA+nVDvwzHcLVOfdZd4meYcB3aXM1kAzlz BX9JXVYLf1la3PRyGmINcYaus2j62bxLzDwgJfUuxOsZqfT/xYnJNZIF9 rsLZiphKh3g2IrV5+IrqKGSKreivyF8ytm/TDuB6sDbSizOtBuXg4cqD7 CcNTNpJKUrq7W96z6/+xi0h7cwl8EHUk43GuZBu1owTy9hhCvMkppAi2m oY1XPDuOpYRGGguTTjqxQdUEvwFSey0tj/ZXMNs2i5rJbgjIlx72+xvdn lsM/8bNzyEqgYVVzSvHI9wOqPno76HvInODT2kBXtjfVtgJLRrmCQel5T Q==; X-IronPort-AV: E=McAfee;i="6400,9594,10349"; a="296227225" X-IronPort-AV: E=Sophos;i="5.91,230,1647327600"; d="scan'208";a="296227225" Received: from orsmga006.jf.intel.com ([10.7.209.51]) by fmsmga101.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 16 May 2022 13:25:58 -0700 X-IronPort-AV: E=Sophos;i="5.91,230,1647327600"; d="scan'208";a="544535615" Received: from silpixa00400314.ir.intel.com (HELO silpixa00400314) ([10.237.222.76]) by orsmga006-auth.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 16 May 2022 13:25:56 -0700 Date: Mon, 16 May 2022 21:25:50 +0100 From: Giovanni Cabiddu To: yoan.picchi@arm.com Cc: Herbert Xu , "David S . Miller" , qat-linux@intel.com, linux-crypto@vger.kernel.org, linux-kernel@vger.kernel.org Subject: Re: [RFC PATCH 0/2] Crypto: Remove x86 dependency on QAT drivers Message-ID: References: <20220516101635.1082132-1-yoan.picchi@arm.com> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <20220516101635.1082132-1-yoan.picchi@arm.com> Organization: Intel Research and Development Ireland Ltd - Co. Reg. #308263 - Collinstown Industrial Park, Leixlip, County Kildare - Ireland X-Spam-Status: No, score=-7.4 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_HI, RCVD_IN_MSPIKE_H3,RCVD_IN_MSPIKE_WL,SPF_HELO_NONE,SPF_NONE, T_SCC_BODY_TEXT_LINE autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-crypto@vger.kernel.org On Mon, May 16, 2022 at 10:16:33AM +0000, yoan.picchi@arm.com wrote: > From: Yoan Picchi > > The QAT acceleration card can be very helpfull for some tasks like dealing > with IPSEC but it is currently restricted to be used only on x86 machine. > Looking at the code we didn't see any reasons why those drivers might not > work on other architectures. We've successfully built all of them on x86, > arm64, arm32, mips64, powerpc64, riscv64 and sparc64. > > We also have tested the driver with an Intel Corporation C62x Chipset > QuickAssist Technology (rev 04) PCIe card on an arm64 server. After the numa > patch, it works with the AF_ALG crypto userland interface, allowing us to > encrypt some data with cbc for instance. We've also successfully created > some VF, bound them to DPDK, and used the card this way, thus showing some > real life usecases of x86 do work on arm64 too. > > Please let us know if we missed something that would warrants some further > testing. Thanks Yoan. Can you please confirm that you tested the driver on the platform you reported using a kernel with CONFIG_CRYPTO_MANAGER_DISABLE_TESTS not set and CONFIG_CRYPTO_MANAGER_EXTRA_TESTS=y and the self test is passing? You can check it by running $ cat /proc/crypto | grep -B 4 passed | grep -e "qat_\|qat-" | sort This should report: driver : qat_aes_cbc driver : qat_aes_cbc_hmac_sha1 driver : qat_aes_cbc_hmac_sha256 driver : qat_aes_cbc_hmac_sha512 driver : qat_aes_ctr driver : qat_aes_xts driver : qat-dh driver : qat-rsa Note that if you are using the HEAD of cryptodev-2.6 you will have to either revert 8893d27ffcaf6ec6267038a177cb87bcde4dd3de or apply https://patchwork.kernel.org/project/linux-crypto/list/?series=639755 as the algorithms have been temporarily disabled. Regards, -- Giovanni