Received: by 2002:a05:6602:18e:0:0:0:0 with SMTP id m14csp5402110ioo; Wed, 1 Jun 2022 05:01:15 -0700 (PDT) X-Google-Smtp-Source: ABdhPJzbTufYuQTEqOAYDXZ3FaRGYT5M9RVfgswwRtDxfjD+RAOK0u1Jf4bGq1fQl7H0mlJtd/68 X-Received: by 2002:a17:907:3fa4:b0:6fe:b83b:d667 with SMTP id hr36-20020a1709073fa400b006feb83bd667mr49089074ejc.481.1654084875270; Wed, 01 Jun 2022 05:01:15 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1654084875; cv=none; d=google.com; s=arc-20160816; b=lbz0gneQlMlWuuOYXiGUk/Z5mNOZmtHt6MQTS/UdvaCLXVYXl/JbtSlbcctLmiXV61 WXfOghlqwK8wD9nR3Im7jbCwLXAGZTh1Xf50BYkY8aozl3BPnq4x4zCSqcdVC0XmD2kT VIROSpnEWpm3ZLLAXqmhFUJ980YZxMo7WDOJ7y/iCrcPQ8N26z0slO9aTA6L1dgTRQAR QG5CB1xSfauhRPhgX/WqBWKYgAoCu9Q7WIPRx2VM0SoShLsIX9Wg22f8e5JNndKYeexA zQqSWtMetJbfHSeUn5nICG7e59BT1veuI+Iu8U+KwVO17AooKnW54tT+0DO84a8qZTi6 j7dg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from; bh=zd6Ps1qWawewmEI4qlJJdxnWaiCqRIWg3K4GkklQwHw=; b=vZGnOjIs0G78gOmkcqG+pieA7xeJWCTPoCYH88a6JVY+DhAhhjNLRmzTP7+pIQwXhh nR0XLQDKjmYtpLtvH9KWq3pvzoGVPFG2vCQH4D4OUKOBxFSdyVuQvOcaLKS3PzuxaFlw KK5LlaM+Dx3gM7nWYCjSlKVsyvWSZWJkVQijR8tPOtRip74ndE6COZkv5XOS3VkoaoPG UII6uVpUDDvYzj+37fRlpw4I3AX3T02tny4CgD9T0wtuX3fpkmfRLAdDp4G8r/+kbEoQ lZgYEcX6vl94SFTkgKkVriIhd1FNjgNu3OnXK1eKqK5BHAlTrYpIEPJkZPZ3asP87Te9 cSDA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-crypto-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-crypto-owner@vger.kernel.org Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id g5-20020a50d5c5000000b00425b8cd99c0si1646666edj.370.2022.06.01.05.00.25; Wed, 01 Jun 2022 05:01:15 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-crypto-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-crypto-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-crypto-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S232507AbiFAFmZ (ORCPT + 99 others); Wed, 1 Jun 2022 01:42:25 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:56882 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S231641AbiFAFmY (ORCPT ); Wed, 1 Jun 2022 01:42:24 -0400 Received: from twspam01.aspeedtech.com (twspam01.aspeedtech.com [211.20.114.71]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 9EBBF33346 for ; Tue, 31 May 2022 22:42:21 -0700 (PDT) Received: from mail.aspeedtech.com ([192.168.0.24]) by twspam01.aspeedtech.com with ESMTP id 2515RncG027922; Wed, 1 Jun 2022 13:27:49 +0800 (GMT-8) (envelope-from neal_liu@aspeedtech.com) Received: from localhost.localdomain (192.168.10.10) by TWMBX02.aspeed.com (192.168.0.24) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Wed, 1 Jun 2022 13:42:17 +0800 From: Neal Liu To: Herbert Xu , "David S . Miller" , Rob Herring , Krzysztof Kozlowski , Joel Stanley , "Andrew Jeffery" , Johnny Huang CC: , , , , Subject: [PATCH 0/5] Add Aspeed crypto driver for hardware acceleration Date: Wed, 1 Jun 2022 13:41:59 +0800 Message-ID: <20220601054204.1522976-1-neal_liu@aspeedtech.com> X-Mailer: git-send-email 2.25.1 MIME-Version: 1.0 Content-Transfer-Encoding: 7BIT Content-Type: text/plain; charset=US-ASCII X-Originating-IP: [192.168.10.10] X-ClientProxiedBy: TWMBX02.aspeed.com (192.168.0.24) To TWMBX02.aspeed.com (192.168.0.24) X-DNSRBL: X-MAIL: twspam01.aspeedtech.com 2515RncG027922 X-Spam-Status: No, score=-1.9 required=5.0 tests=BAYES_00,SPF_HELO_NONE, SPF_PASS,T_SCC_BODY_TEXT_LINE autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-crypto@vger.kernel.org Aspeed Hash and Crypto Engine (HACE) is designed to accelerate the throughput of hash data digest, encryption and decryption. These patches aim to add Aspeed hash & crypto driver support. The hash & crypto driver also pass the run-time self tests that take place at algorithm registration. Neal Liu (5): crypto: aspeed: Add HACE hash driver dt-bindings: clock: Add AST2600 HACE reset definition ARM: dts: aspeed: Add HACE device controller node dt-bindings: crypto: add documentation for aspeed hace crypto: aspeed: add HACE crypto driver .../bindings/crypto/aspeed,hace.yaml | 58 + MAINTAINERS | 7 + arch/arm/boot/dts/aspeed-g6.dtsi | 9 + drivers/crypto/Kconfig | 1 + drivers/crypto/Makefile | 1 + drivers/crypto/aspeed/Kconfig | 38 + drivers/crypto/aspeed/Makefile | 8 + drivers/crypto/aspeed/aspeed-hace-crypto.c | 1019 +++++++++++++ drivers/crypto/aspeed/aspeed-hace-hash.c | 1335 +++++++++++++++++ drivers/crypto/aspeed/aspeed-hace.c | 305 ++++ drivers/crypto/aspeed/aspeed-hace.h | 286 ++++ include/dt-bindings/clock/ast2600-clock.h | 1 + 12 files changed, 3068 insertions(+) create mode 100644 Documentation/devicetree/bindings/crypto/aspeed,hace.yaml create mode 100644 drivers/crypto/aspeed/Kconfig create mode 100644 drivers/crypto/aspeed/Makefile create mode 100644 drivers/crypto/aspeed/aspeed-hace-crypto.c create mode 100644 drivers/crypto/aspeed/aspeed-hace-hash.c create mode 100644 drivers/crypto/aspeed/aspeed-hace.c create mode 100644 drivers/crypto/aspeed/aspeed-hace.h -- 2.25.1