Received: by 2002:a6b:fb09:0:0:0:0:0 with SMTP id h9csp3518826iog; Mon, 20 Jun 2022 23:41:11 -0700 (PDT) X-Google-Smtp-Source: AGRyM1uQ0Aw+28DAa5Vyn+1OEQwY/BE/bvfHDh2DIPCsPa2RhQKx4qod+SDSf9EB7bfiQ5F0HOwy X-Received: by 2002:a17:90b:4a92:b0:1e8:2c09:d008 with SMTP id lp18-20020a17090b4a9200b001e82c09d008mr31485330pjb.169.1655793670962; Mon, 20 Jun 2022 23:41:10 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1655793670; cv=none; d=google.com; s=arc-20160816; b=bJyx0Jk3hg3SctCuThXgA/+WSSiicJRjQ/f7HOI/Oj5OuuxjgzZaaYHajO/30B9TSk Cm3lJb6uNJa2fl+bDojL8qxv0Fusds1RvOygTphy2lna5gbEkARruGY6iuPaj6/IvWvi 1fhXJoz9TAGHucjQh5KPajSd7RlhrJoCZHgHqySLxEgKcnoSKXXRk4Fk/9exsajuM1+F wWDzWt7BbsWWuLZdJEMOEk1+xcn+l3SS0KrahyAaHFWTiuc1JciIRp3UUMt3Y+zqprsY 6wIpv9QtQSowZJaRTrQjf3WzGcuHb3DdFzdPfs3YPAS4wSKW4mjTp5/nWSOcMbHm8yen 21xA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from; bh=ekT8vNanC1uyE42KGVsN15efXXxNAVHoi5MrIx6rXsw=; b=sSozyrK1CMCwR3IOF65y0j5LWTadwPdsBCqJBFQEom+KXwQl66iuXG8K2PMjXbg9Ps PlMfKf78l2BsxUVun7840io71YObHTtf/5AJRbBkBCSRaxroarXIWhCptN4RzrTBJOK/ GaCxcNdKKSZyBFRv0Zg5whaPP4EDTCz2YAkgGAWYzcuNQ5Vc3KF4DBG8fTPTabcUax4j FbHdEchtln0Ye8/NH3XdK0zfKyqWeSsvE7Es2Vh1sWFyl3tu9xJWJ4U5Zq6MhVUO0o01 uoi53klkko98f6Q5gK+Ock/hCLTe6vROfqzs1LGI4bRp8oDb0uDpwR3a8fOGNymXtoCA w0iA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-crypto-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-crypto-owner@vger.kernel.org Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id t14-20020a170902e84e00b001637dbe1bc4si22372138plg.44.2022.06.20.23.40.52; Mon, 20 Jun 2022 23:41:10 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-crypto-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-crypto-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-crypto-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1345831AbiFUGkj (ORCPT + 99 others); Tue, 21 Jun 2022 02:40:39 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:53346 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1345528AbiFUGkg (ORCPT ); Tue, 21 Jun 2022 02:40:36 -0400 Received: from twspam01.aspeedtech.com (twspam01.aspeedtech.com [211.20.114.71]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id D6CED19014; Mon, 20 Jun 2022 23:40:34 -0700 (PDT) Received: from mail.aspeedtech.com ([192.168.0.24]) by twspam01.aspeedtech.com with ESMTP id 25L6MMZV031703; Tue, 21 Jun 2022 14:22:22 +0800 (GMT-8) (envelope-from neal_liu@aspeedtech.com) Received: from localhost.localdomain (192.168.10.10) by TWMBX02.aspeed.com (192.168.0.24) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Tue, 21 Jun 2022 14:37:57 +0800 From: Neal Liu To: Corentin Labbe , Christophe JAILLET , Randy Dunlap , Herbert Xu , "David S . Miller" , Rob Herring , Krzysztof Kozlowski , Joel Stanley , "Andrew Jeffery" , Dhananjay Phadke , "Johnny Huang" CC: , , , , , Subject: [PATCH v3 0/5] Add Aspeed crypto driver for hardware acceleration Date: Tue, 21 Jun 2022 14:37:47 +0800 Message-ID: <20220621063752.1005781-1-neal_liu@aspeedtech.com> X-Mailer: git-send-email 2.25.1 MIME-Version: 1.0 Content-Transfer-Encoding: 7BIT Content-Type: text/plain; charset=US-ASCII X-Originating-IP: [192.168.10.10] X-ClientProxiedBy: TWMBX02.aspeed.com (192.168.0.24) To TWMBX02.aspeed.com (192.168.0.24) X-DNSRBL: X-MAIL: twspam01.aspeedtech.com 25L6MMZV031703 X-Spam-Status: No, score=-1.9 required=5.0 tests=BAYES_00,SPF_HELO_NONE, SPF_PASS,T_SCC_BODY_TEXT_LINE autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-crypto@vger.kernel.org Aspeed Hash and Crypto Engine (HACE) is designed to accelerate the throughput of hash data digest, encryption and decryption. These patches aim to add Aspeed hash & crypto driver support. The hash & crypto driver also pass the run-time self tests that take place at algorithm registration. Tested-by below configs: - CONFIG_CRYPTO_MANAGER_DISABLE_TESTS is not set - CONFIG_CRYPTO_MANAGER_EXTRA_TESTS=y - CONFIG_DMA_API_DEBUG=y - CONFIG_DMA_API_DEBUG_SG=y - CONFIG_CPU_BIG_ENDIAN=y Change since v2: - Fix endianness issue. Tested on both little endian & big endian system. - Use common crypto hardware engine for enqueue & dequeue requests. - Use pre-defined IVs for SHA-family. - Revise error handler flow. - Fix sorts of coding style problems. Change since v1: - Add more error handlers, including DMA memory allocate/free, DMA map/unmap, clock enable/disable, etc. - Fix check dma_map error for config DMA_API_DEBUG. - Fix dt-binding doc & dts node naming. Neal Liu (5): crypto: aspeed: Add HACE hash driver dt-bindings: clock: Add AST2600 HACE reset definition ARM: dts: aspeed: Add HACE device controller node dt-bindings: crypto: add documentation for aspeed hace crypto: aspeed: add HACE crypto driver .../bindings/crypto/aspeed,ast2500-hace.yaml | 53 + MAINTAINERS | 7 + arch/arm/boot/dts/aspeed-g6.dtsi | 8 + drivers/crypto/Kconfig | 1 + drivers/crypto/Makefile | 1 + drivers/crypto/aspeed/Kconfig | 40 + drivers/crypto/aspeed/Makefile | 8 + drivers/crypto/aspeed/aspeed-hace-crypto.c | 1041 ++++++++++++ drivers/crypto/aspeed/aspeed-hace-hash.c | 1423 +++++++++++++++++ drivers/crypto/aspeed/aspeed-hace.c | 320 ++++ drivers/crypto/aspeed/aspeed-hace.h | 289 ++++ include/dt-bindings/clock/ast2600-clock.h | 1 + 12 files changed, 3192 insertions(+) create mode 100644 Documentation/devicetree/bindings/crypto/aspeed,ast2500-hace.yaml create mode 100644 drivers/crypto/aspeed/Kconfig create mode 100644 drivers/crypto/aspeed/Makefile create mode 100644 drivers/crypto/aspeed/aspeed-hace-crypto.c create mode 100644 drivers/crypto/aspeed/aspeed-hace-hash.c create mode 100644 drivers/crypto/aspeed/aspeed-hace.c create mode 100644 drivers/crypto/aspeed/aspeed-hace.h -- 2.25.1