Received-SPF: pass (google.com: domain of linux-crypto-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20;
From:   Srujana Challa <schalla@marvell.com>
To:     <linux-crypto@vger.kernel.org>
CC:     <herbert@gondor.apana.org.au>, <davem@davemloft.net>,
        <bbrezillon@kernel.org>, <arno@natisbad.org>
Subject: [PATCH 0/2] crypto: octeontx2: hardware configuration for inline IPsec
Date:   Tue, 25 Apr 2023 19:36:18 +0530
Message-ID: <20230425140620.2031480-1-schalla@marvell.com>
MIME-Version: 1.0
Content-Transfer-Encoding: 8bit
Content-Type: text/plain
Precedence: bulk

On OcteonTX2/OctoenTX3 variants of silicon, Admin function (AF)
handles resource allocation and configuration for PFs and their VFs.
PFs request the AF directly, via mailboxes.
Unlike PFs, VFs cannot send a mailbox request directly. A VF sends
mailbox messages to its parent PF, with which it shares a
mailbox region. The PF then forwards these messages to the AF.

Patch1 adds AF to CPT PF uplink mbox to submit the CPT instructions
from AF.
Patch2 adds code to configure inline-IPsec HW resources for
CPT VFs as CPT VFs cannot send a mailbox request directly to AF.

Srujana Challa (2):
  crypto: octeontx2: add support for AF to CPT PF uplink mbox
  crypto: octeontx2: hardware configuration for inline IPsec

 .../marvell/octeontx2/otx2_cpt_common.h       |  15 ++
 .../marvell/octeontx2/otx2_cpt_mbox_common.c  |   3 +
 drivers/crypto/marvell/octeontx2/otx2_cptlf.c |  34 +--
 drivers/crypto/marvell/octeontx2/otx2_cptlf.h |  33 ++-
 drivers/crypto/marvell/octeontx2/otx2_cptpf.h |   7 +
 .../marvell/octeontx2/otx2_cptpf_main.c       |  41 +++
 .../marvell/octeontx2/otx2_cptpf_mbox.c       | 247 +++++++++++++++++-
 .../marvell/octeontx2/otx2_cptpf_ucode.c      |  10 +-
 drivers/crypto/marvell/octeontx2/otx2_cptvf.h |   1 +
 .../marvell/octeontx2/otx2_cptvf_main.c       |   8 +-
 10 files changed, 359 insertions(+), 40 deletions(-)

-- 
2.25.1