Received: by 2002:a05:6358:3188:b0:123:57c1:9b43 with SMTP id q8csp1302888rwd; Tue, 16 May 2023 15:13:11 -0700 (PDT) X-Google-Smtp-Source: ACHHUZ4N+9iroRIGnVHzv6arJCh3S1XKVQfivKYjc8IQ9r81V6aIeujTXuSQjEspPeeWHRu1UNbA X-Received: by 2002:a17:90a:8186:b0:24e:3e07:9e27 with SMTP id e6-20020a17090a818600b0024e3e079e27mr260466pjn.10.1684275191429; Tue, 16 May 2023 15:13:11 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1684275191; cv=none; d=google.com; s=arc-20160816; b=Xi1oBy0UoG0a+RQYGlo/tEnZud+d9wFVhTJc3J5/CRtU9Hco4qSfMGSaor6gHBiS9K VbYRtw/yWT0KQvCDu6Zgy0XRT5qA6JtrjTrolYnjP8lXESnIjlNoizHbh1Qv4sNhJ/se svqe8WzTqKPMN79P+6LHNhHjOXpXd3nTPGHFAbm9s/muXW7c2cpqkUqdmG4HgFgts8eA /GS902X8FQmE1xCwZSPECDpsBH0lWq3kBgmAgnjwmMVQoS/qhb7n3X8Aqe3w2XnErQYp MKIKv9/b18igDS1VcUQfAU3i32ymzHfnlm7yv4O2Jw3SbftPfz5zenMU8+0MAbl8Utg3 FEhg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:in-reply-to:from :references:cc:to:content-language:subject:user-agent:mime-version :date:message-id:dkim-signature; bh=7JvlFSSNXZ1Par7cUyp5uh4j00adq8AyePkhr6RZsSA=; b=zol1stvbM70+u6v1KpIrZOjHLJ+0TR3XSzIs6phmBySfbgpJIQbaAniiAnD4oLvBPk Bxf5nPblu886ZCjoQQLEWWfrm+CXvkav+2UZuarocojHi1P0Qvkpyc77dmDG5m8iTSF0 tZGpp9vKKGdKGJHPeUEpUsh43ViPD5pcYmp0rBzHNmnZnqUE1Y9jt81U77/wI/xr0r0g +Sa1xQ9WTOK7aKepYotQx8IB7y/WsxUKvLGDSK4mfhdKjOS6s8xHpMMihbGu9V/AhDV1 ExTQTkVOPBYzKtYjq42UW+nPfuJoLhFCUWTGZK3Ndbmda0lKreVY4PVn23wzobd7EssS C5gg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@intel.com header.s=Intel header.b=PiOKO5J2; spf=pass (google.com: domain of linux-crypto-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-crypto-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id lw13-20020a17090b180d00b00232f57260c1si259867pjb.1.2023.05.16.15.12.55; Tue, 16 May 2023 15:13:11 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-crypto-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@intel.com header.s=Intel header.b=PiOKO5J2; spf=pass (google.com: domain of linux-crypto-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-crypto-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S229796AbjEPV6K (ORCPT + 99 others); Tue, 16 May 2023 17:58:10 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:41454 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229454AbjEPV6J (ORCPT ); Tue, 16 May 2023 17:58:09 -0400 Received: from mga05.intel.com (mga05.intel.com [192.55.52.43]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 6B6071987; Tue, 16 May 2023 14:58:05 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1684274285; x=1715810285; h=message-id:date:mime-version:subject:to:cc:references: from:in-reply-to:content-transfer-encoding; bh=NSB1DDJvWd6GUYsrQHxUG9mD9q935otky3mP/KcLA58=; b=PiOKO5J2oxO+DsRolmgXZiA3mldTkF+CXxu4HgKd7mB5M512mmVl6Y/l Q+gFc9NLlqSFZHOpxMVRgx/b7zFAybX6xPwrckkLxaHxhai/Mr06FpJDI iPbQU7WhVwMb3/DwPVywJ7IzE0T4TIqmYdIn4qsziq29Y4wlL3eG2sfnq ag3RmMd/ki3lAPbPf0zaitPoXJRveQRb8PxQtuUhKiCKgo0+lqb3MQs/Y j87sxczLUEaj2JInDiuUcOomcNWIxnpEXkjCRrRwORGN/oMXVRO28D2Cf 5R2P6klIrzuQ/zfB+AXHTsbd8GLZzBumR+Y+xj76sDvQDf2x9aPZRegTl w==; X-IronPort-AV: E=McAfee;i="6600,9927,10712"; a="437946915" X-IronPort-AV: E=Sophos;i="5.99,280,1677571200"; d="scan'208";a="437946915" Received: from orsmga008.jf.intel.com ([10.7.209.65]) by fmsmga105.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 16 May 2023 14:57:53 -0700 X-ExtLoop1: 1 X-IronPort-AV: E=McAfee;i="6600,9927,10712"; a="732132627" X-IronPort-AV: E=Sophos;i="5.99,280,1677571200"; d="scan'208";a="732132627" Received: from djiang5-mobl3.amr.corp.intel.com (HELO [10.212.5.122]) ([10.212.5.122]) by orsmga008-auth.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 16 May 2023 14:57:52 -0700 Message-ID: Date: Tue, 16 May 2023 14:57:52 -0700 MIME-Version: 1.0 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:102.0) Gecko/20100101 Firefox/102.0 Thunderbird/102.10.0 Subject: Re: [PATCH v5 06/15] dmaengine: idxd: Add wq private data accessors Content-Language: en-US To: Tom Zanussi , herbert@gondor.apana.org.au, davem@davemloft.net, fenghua.yu@intel.com, vkoul@kernel.org Cc: tony.luck@intel.com, wajdi.k.feghali@intel.com, james.guilford@intel.com, kanchana.p.sridhar@intel.com, giovanni.cabiddu@intel.com, linux-kernel@vger.kernel.org, linux-crypto@vger.kernel.org, dmaengine@vger.kernel.org References: <20230516215009.51794-1-tom.zanussi@linux.intel.com> <20230516215009.51794-7-tom.zanussi@linux.intel.com> From: Dave Jiang In-Reply-To: <20230516215009.51794-7-tom.zanussi@linux.intel.com> Content-Type: text/plain; charset=UTF-8; format=flowed Content-Transfer-Encoding: 7bit X-Spam-Status: No, score=-7.1 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,NICE_REPLY_A, RCVD_IN_DNSWL_MED,SPF_HELO_NONE,SPF_NONE,T_SCC_BODY_TEXT_LINE, URIBL_BLOCKED autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-crypto@vger.kernel.org On 5/16/23 2:50 PM, Tom Zanussi wrote: > Add the accessors idxd_wq_set_private() and idxd_wq_get_private() > allowing users to set and retrieve a private void * associated with an > idxd_wq. > > The private data is stored in the idxd_dev.conf_dev associated with > each idxd_wq. > > Signed-off-by: Tom Zanussi Reviewed-by: Dave Jiang > --- > drivers/dma/idxd/idxd.h | 10 ++++++++++ > 1 file changed, 10 insertions(+) > > diff --git a/drivers/dma/idxd/idxd.h b/drivers/dma/idxd/idxd.h > index 276b5f9cf967..971daf323655 100644 > --- a/drivers/dma/idxd/idxd.h > +++ b/drivers/dma/idxd/idxd.h > @@ -609,6 +609,16 @@ static inline int idxd_wq_refcount(struct idxd_wq *wq) > return wq->client_count; > }; > > +static inline void idxd_wq_set_private(struct idxd_wq *wq, void *private) > +{ > + dev_set_drvdata(wq_confdev(wq), private); > +} > + > +static inline void *idxd_wq_get_private(struct idxd_wq *wq) > +{ > + return dev_get_drvdata(wq_confdev(wq)); > +} > + > /* > * Intel IAA does not support batch processing. > * The max batch size of device, max batch size of wq and