Received: by 2002:a05:6358:3188:b0:123:57c1:9b43 with SMTP id q8csp12985703rwd; Fri, 23 Jun 2023 13:48:32 -0700 (PDT) X-Google-Smtp-Source: ACHHUZ6+QaAC/K5F/ZsZVcWgnYMtxcxFgUdYa/f4xZiUsMHDCtpj7ynHlC+ujSGgLGPm+qs/41/g X-Received: by 2002:a05:6a21:329e:b0:116:696f:1dd1 with SMTP id yt30-20020a056a21329e00b00116696f1dd1mr29072360pzb.4.1687553311878; Fri, 23 Jun 2023 13:48:31 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1687553311; cv=none; d=google.com; s=arc-20160816; b=SuC/AEECRoX6IXaiCRjGwlYo7wbXl6SO4PMxomb7JgFSyuseV67+44hYMpqm9Fy9HR 7UxKE6jdJtJspFmITEUB7PnlveSUBAANaGn2fUPDxz20WSMZPDTDmNZrRr3P/31PT1m9 BpGnI6euDkv5lLofKUvo8k5733cFEOLuokcgEPxTf9d5yGHuXwH2pLUeAk/SHRhKIcUG 73Z5k8HBcok47uNfOrDAicJbPbwhv/EG1oOs17Nne1fFatn4G94zJo3jwnckkCeIQL0y b56uwcC0PQFfYxI79vRq8B+M/slOuVNClR3zTTiSYvwiyztRFCE0bpRrmOOih6B7Fi7L +4eQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=kGr1uxCpGwrpesN3PFvA7AhjXPv1eqVrNEPYmKYGThQ=; fh=gvF0Lmh3we7l1N050eW0NXEfX6fwK1w/g3y1gvYPqdE=; b=FFLyOkq5IraqJgV/dG4eNhfkZCbulRMCl4FfoLlvcylYFRsToGpUT2ZetkDtr6pNQ1 RyvkHdtYRVtwcjFavQ2ugInwIfyavSzh9pGRtv4FPq/BZSbE6WR1Z+zCvlgym7PBU228 pKaeaqUr0Mk0k94SZlVJZQwcC3PtiZH8p4QklbRWrj5mf6adbI40C0rl5IM07Po9+bVF 17on8WkJa7M4ZWt9PntJuqP2cuJkG+b0HbohfcwWil7fQMmiVDUORc8tIjXPok4fGHE7 cl74XssLjWpCV2IVe87X1Ue/SZRXho7AX9SdKjRrAF2hnQvX1Sv1oNT2E7MbK/ZtmZGK Jp0w== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@microchip.com header.s=mchp header.b=TigqLGeM; spf=pass (google.com: domain of linux-crypto-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-crypto-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=microchip.com Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id q5-20020a656245000000b005533647f7c5si179734pgv.420.2023.06.23.13.48.18; Fri, 23 Jun 2023 13:48:31 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-crypto-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@microchip.com header.s=mchp header.b=TigqLGeM; spf=pass (google.com: domain of linux-crypto-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-crypto-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=microchip.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S232609AbjFWUrA (ORCPT + 99 others); Fri, 23 Jun 2023 16:47:00 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:33228 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S232666AbjFWUqc (ORCPT ); Fri, 23 Jun 2023 16:46:32 -0400 Received: from esa.microchip.iphmx.com (esa.microchip.iphmx.com [68.232.154.123]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 71B4E3AAE; Fri, 23 Jun 2023 13:45:19 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=microchip.com; i=@microchip.com; q=dns/txt; s=mchp; t=1687553120; x=1719089120; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=LDWBjvnTTsLcekUwxDRyJLu3Qkm1EGGjQgrSvTcjXhI=; b=TigqLGeMvqaGTQAz6AjR80magC8Z8Ucksi95l8I84ONonbyc1fQ25m1+ 98/Q2yjGbocbgpxs7Id3JQMf805+F17OKi1bdUsOPzPSnzQKGvuuQsBzA Q2pHAgnv86EoFXOzzfWRqG7SUkYY6OMriw7DXS+JEWWGCVdukNp+AboJY arfCFsjnth9RNDdHxkpToCnVOk0cXDcZNL8OlUDPnHIt1WCiMFQ1k7Fg2 7WiGKChasTrR/s8bDalVuCgdHavARxgfOG5PQc88Rt7Q3+/oRBgIhB3xr xadaLba3L4TlQEQX1KJOE++NEfe7E1EAQXdK6b7x35I6WYGdWm6twwiAF A==; X-IronPort-AV: E=Sophos;i="6.01,153,1684825200"; d="scan'208";a="217419517" X-Amp-Result: SKIPPED(no attachment in message) Received: from unknown (HELO email.microchip.com) ([170.129.1.10]) by esa4.microchip.iphmx.com with ESMTP/TLS/AES256-SHA256; 23 Jun 2023 13:44:21 -0700 Received: from chn-vm-ex04.mchp-main.com (10.10.85.152) by chn-vm-ex01.mchp-main.com (10.10.85.143) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.21; Fri, 23 Jun 2023 13:44:07 -0700 Received: from che-lt-i67070.amer.actel.com (10.10.115.15) by chn-vm-ex04.mchp-main.com (10.10.85.152) with Microsoft SMTP Server id 15.1.2507.21 via Frontend Transport; Fri, 23 Jun 2023 13:43:38 -0700 From: Varshini Rajendran To: , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , CC: , , , , , , Subject: [PATCH v2 26/45] dt-bindings: pinctrl: at91: add bindings for SAM9X7 Date: Sat, 24 Jun 2023 02:00:37 +0530 Message-ID: <20230623203056.689705-27-varshini.rajendran@microchip.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20230623203056.689705-1-varshini.rajendran@microchip.com> References: <20230623203056.689705-1-varshini.rajendran@microchip.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Content-Type: text/plain X-Spam-Status: No, score=-4.4 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_MED, SPF_HELO_PASS,SPF_NONE,T_SCC_BODY_TEXT_LINE,URIBL_BLOCKED autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-crypto@vger.kernel.org Add device tree binding for SAM9X7 pin controller. Signed-off-by: Varshini Rajendran --- .../devicetree/bindings/pinctrl/atmel,at91-pinctrl.txt | 3 ++- 1 file changed, 2 insertions(+), 1 deletion(-) diff --git a/Documentation/devicetree/bindings/pinctrl/atmel,at91-pinctrl.txt b/Documentation/devicetree/bindings/pinctrl/atmel,at91-pinctrl.txt index e8abbdad7b5d..5a3be10dcbfb 100644 --- a/Documentation/devicetree/bindings/pinctrl/atmel,at91-pinctrl.txt +++ b/Documentation/devicetree/bindings/pinctrl/atmel,at91-pinctrl.txt @@ -20,6 +20,7 @@ such as pull-up, multi drive, etc. Required properties for iomux controller: - compatible: "atmel,at91rm9200-pinctrl" or "atmel,at91sam9x5-pinctrl" or "atmel,sama5d3-pinctrl" or "microchip,sam9x60-pinctrl" + or "microchip,sam9x7-pinctrl" - atmel,mux-mask: array of mask (periph per bank) to describe if a pin can be configured in this periph mode. All the periph and bank need to be describe. @@ -119,7 +120,7 @@ Some requirements for using atmel,at91rm9200-pinctrl binding: For each bank the required properties are: - compatible: "atmel,at91sam9x5-gpio" or "atmel,at91rm9200-gpio" or - "microchip,sam9x60-gpio" + "microchip,sam9x60-gpio" or "microchip,sam9x7-gpio" - reg: physical base address and length of the controller's registers - interrupts: interrupt outputs from the controller - interrupt-controller: marks the device node as an interrupt controller -- 2.25.1