Received-SPF: pass (google.com: domain of linux-crypto-owner@vger.kernel.org designates 23.128.96.31 as permitted sender) client-ip=23.128.96.31;
From:   Shashank Gupta <shashank.gupta@intel.com>
To:     herbert@gondor.apana.org.au
Cc:     linux-crypto@vger.kernel.org, qat-linux@intel.com,
        Shashank Gupta <shashank.gupta@intel.com>
Subject: [PATCH 0/9] add ras error detection and reporting for GEN4 devices
Date:   Fri, 20 Oct 2023 11:32:44 +0100
Message-ID: <20231020103431.230671-1-shashank.gupta@intel.com>
MIME-Version: 1.0
Organization: Intel Technology Poland sp. z o.o. - ul. Slowackiego 173, 80-298 Gdansk - KRS 101882 - NIP 957-07-52-316
Content-Transfer-Encoding: 8bit
Precedence: bulk

This set introduces the required infrastructure to detect, report, and count errors in the QAT drivers and enables the reporting of errors in QAT GEN4 devices.
In particular, it enables the reporting of correctable, nonfatal, and fatal errors.
In addition, exposes the number of occurrences of each type of error through sysfs.

The first patch adds the common infrastructures for error reporting for all generations of QAT.
Patches from 2 to 5 and 7 enable the reporting of errors flagged through the register ERRSOUx for GEN4 devices.
ERRSOUx error reporting for GEN4 devices.
Patch 6 adds a helper to retrieve the base address of the aram bar.
Patch 8 introduces the ras counter interface for counting QAT-specific errors, and exposes such counters through sysfs.
Patch 9 adds logic to count correctable, nonfatal, and fatal errors for GEN4 devices.

Shashank Gupta (9):
  crypto: qat - add infrastructure for error reporting
  crypto: qat - add reporting of correctable errors for QAT GEN4
  crypto: qat - add reporting of errors from ERRSOU1 for QAT GEN4
  crypto: qat - add handling of errors from ERRSOU2 for QAT GEN4
  crypto: qat - add handling of compression related errors for QAT GEN4
  crypto: qat - add adf_get_aram_base() helper function
  crypto: qat - add handling of errors from ERRSOU3 for QAT GEN4
  crypto: qat - add error counters
  crypto: qat - count QAT GEN4 errors

 .../ABI/testing/sysfs-driver-qat_ras          |   42 +
 .../intel/qat/qat_4xxx/adf_4xxx_hw_data.c     |   13 +
 .../intel/qat/qat_4xxx/adf_4xxx_hw_data.h     |   17 +
 drivers/crypto/intel/qat/qat_4xxx/adf_drv.c   |    1 +
 drivers/crypto/intel/qat/qat_common/Makefile  |    2 +
 .../intel/qat/qat_common/adf_accel_devices.h  |   34 +
 .../intel/qat/qat_common/adf_common_drv.h     |   10 +
 .../intel/qat/qat_common/adf_gen4_ras.c       | 1566 +++++++++++++++++
 .../intel/qat/qat_common/adf_gen4_ras.h       |  825 +++++++++
 .../crypto/intel/qat/qat_common/adf_init.c    |    9 +
 drivers/crypto/intel/qat/qat_common/adf_isr.c |   18 +
 .../qat/qat_common/adf_sysfs_ras_counters.c   |  112 ++
 .../qat/qat_common/adf_sysfs_ras_counters.h   |   28 +
 13 files changed, 2677 insertions(+)
 create mode 100644 Documentation/ABI/testing/sysfs-driver-qat_ras
 create mode 100644 drivers/crypto/intel/qat/qat_common/adf_gen4_ras.c
 create mode 100644 drivers/crypto/intel/qat/qat_common/adf_gen4_ras.h
 create mode 100644 drivers/crypto/intel/qat/qat_common/adf_sysfs_ras_counters.c
 create mode 100644 drivers/crypto/intel/qat/qat_common/adf_sysfs_ras_counters.h

-- 
2.41.0