Received-SPF: pass (google.com: domain of linux-crypto-owner@vger.kernel.org designates 2620:137:e000::3:2 as permitted sender) client-ip=2620:137:e000::3:2;
From:   Damian Muszynski <damian.muszynski@intel.com>
To:     <herbert@gondor.apana.org.au>
CC:     <linux-crypto@vger.kernel.org>, <qat-linux@intel.com>,
        Damian Muszynski <damian.muszynski@intel.com>
Subject: [PATCH v2 00/11] crypto: qat - add rate limiting feature to qat_4xxx
Date:   Fri, 20 Oct 2023 15:49:20 +0200
Message-ID: <20231020134931.7530-1-damian.muszynski@intel.com>
Organization: Intel Technology Poland sp. z o.o. - ul. Slowackiego 173, 80-298 Gdansk - KRS 101882 - NIP 957-07-52-316
Content-Transfer-Encoding: 8bit
Content-Type: text/plain
MIME-Version: 1.0
X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1
X-MS-Exchange-AntiSpam-MessageData-0: =?us-ascii?Q?AvL2lQ075mkPjvxd/NPhaX6sO1G3AiNLW436pkJBNFy84z8CP5SQzpnAQYFB?=
 =?us-ascii?Q?TbGNn3+5Iri7nhMoutuP4fGERj2+XLZSpVbsiJDtKSsibMNznBJzT4Qyvj75?=
 =?us-ascii?Q?UL6+FENAVIUAGcoca4Eiv1xMDFPoErnmfBRz/tIKZsSpsstDIlORFnohwmsi?=
 =?us-ascii?Q?Ie1K0yde97CPhVef0LVX5RVQsnlm+Xh3z8GgXoCYevWUyv6QvmUhv3eyw70+?=
 =?us-ascii?Q?zKSI0E5pRO47FgJGWpgyYQIM0e2VfuUDLyP7wOjjwVYaz7ffEzqQoGQ0Iv54?=
 =?us-ascii?Q?Rdx0XWytqVXr/43RwFhmjCOJkE2KVg/wborwyE+w8PJogU/sZClW2k0EQJbO?=
 =?us-ascii?Q?Ex7jCarmQowvm3EiaDVTLG13SpwgQ+/N6giU/3IWS31dLGJyGRRwZmqtmJNz?=
 =?us-ascii?Q?10/C3U8offrhWXC4tve7p2YtFAP0NnqIkAMfoHwKf7uEpfWM5b+YcAKxLJaf?=
 =?us-ascii?Q?pd6TAJBZJTjhymLKKLQpvNGsISscyA4spHsfQoG60Fxk5KMtAbReFOjaaaBF?=
 =?us-ascii?Q?7Yj3lKbuImUvmU9RQXiM3G9SXrtzEA0+aQ5VIrNwssWH3jbsDKJRYv5Ynrw3?=
 =?us-ascii?Q?4NXCaJc8aNKDTJOgAbVKseDFdNUXc+vQBJ62rJEJD6E6HJSYZTlhgtcflDHu?=
 =?us-ascii?Q?c6R+diBbsyqaslUocqC5RPTFRiOWPmZM4bFmRkUTcumOxYlH1OZP6IwXrgVS?=
 =?us-ascii?Q?nwlEpkFCLU8ovCHcVUc4fH2Njifn0y50wCF3oSdg/NYONV4jAfBa21IGPALu?=
 =?us-ascii?Q?qmw+8mR0vEXHSehP4V0f+QxbkPR5AOZib98VepiPKllzRb6mjo4qBEDXE+hT?=
 =?us-ascii?Q?KIBCqkvicROJRkNMyPD+kMktcrtZYqIFjvPeFbbDzWggQKBDkYALPra4wNHh?=
 =?us-ascii?Q?b7790xbgR2le56XfAeejsuXbcFlMOp081AubHk6BcSXVYP1PhgrMPf4TpQaT?=
 =?us-ascii?Q?16T7NkYA/TjH8QHpDbVY9X1atrl1sTgyiAVr17oExlVC7V/zjnBbLOOdjVvB?=
 =?us-ascii?Q?q4SudtsjHODsX9GcnjJnlxs02AcjsovrXzPKlqo/2pCqvOO8fE4tQ1Nzga0y?=
 =?us-ascii?Q?2a0Fu9IIsjtm2qtQDvKSr2VoL542rEsoTAe7JpavWU3wh0Gh3sCLXEA15D+7?=
 =?us-ascii?Q?sWwxDkT2W858wyVtqCyDofJOh0/mLmMZIxY/jKlpEsIjoDfU1K+q+seKvBY2?=
 =?us-ascii?Q?mL67cvbzVqDdKPfNxnB+gBki7r6sY2w0PfCgOOEXdMqn6LX1tpvV6ar/qkpu?=
 =?us-ascii?Q?drwLrL0E9KDa8ZODH9VVaaL6O5fJMXS/dNzlsqeZHurfnltY94fxVaxGV+so?=
 =?us-ascii?Q?2CEO/iHRk5CNSw3KHQipWYjYAQaBPuBNMtLCdepgp4vsyEj3MA4un992mW1s?=
 =?us-ascii?Q?MC30uBXzQP8IlndBsircKP7Osdvz1sgkM2hOZ3spPof1Fj2cx00zU3Wl/akq?=
 =?us-ascii?Q?Ogdk6KP+xu0Pg1PXQlVhHzdtls19YB0oMVBugsMDJwOZDdcUBoPV6km1TgRT?=
 =?us-ascii?Q?XSzElNwIIjQPIH1BLLd6pWFoFXRepaW6QJz6lrWRRXINsAMssGq0VsEFGbxN?=
 =?us-ascii?Q?D/h/DEQ/OKvsKP3Emd4GDRA2jUdA7jmzGZjNHG9o1zA5ngXKeaocCfIh1q6I?=
 =?us-ascii?Q?JQ=3D=3D?=
X-MS-Exchange-CrossTenant-Network-Message-Id: c50da031-51ed-415d-a2b0-08dbd173713e
X-MS-Exchange-CrossTenant-AuthSource: BYAPR11MB3734.namprd11.prod.outlook.com
X-MS-Exchange-CrossTenant-AuthAs: Internal
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 20 Oct 2023 13:49:55.6151
 (UTC)
X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted
X-MS-Exchange-CrossTenant-Id: 46c98d88-e344-4ed4-8496-4ed7712e255d
X-MS-Exchange-CrossTenant-MailboxType: HOSTED
X-MS-Exchange-CrossTenant-UserPrincipalName: kH7nhUr7hM1Evy/gcMgmmS7brZXf2C15fc8udvXLG10g0pRHeCIoBL99nhU2QF+1OkCJXQfGzphd3YZg2Bk2eIaZuH/abFg/yc6Ny/nRKuw=
X-MS-Exchange-Transport-CrossTenantHeadersStamped: PH8PR11MB6830
X-OriginatorOrg: intel.com
X-Spam-Status: No, score=-0.9 required=5.0 tests=DKIMWL_WL_HIGH,DKIM_SIGNED,
	DKIM_VALID,DKIM_VALID_AU,HEADER_FROM_DIFFERENT_DOMAINS,
	MAILING_LIST_MULTI,SPF_HELO_NONE,SPF_PASS autolearn=unavailable
	autolearn_force=no version=3.4.6
X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on agentk.vger.email
Precedence: bulk
List-ID: <linux-crypto.vger.kernel.org>
X-Mailing-List: linux-crypto@vger.kernel.org
X-Greylist: Sender passed SPF test, not delayed by milter-greylist-4.6.4 (agentk.vger.email [0.0.0.0]); Fri, 20 Oct 2023 06:50:09 -0700 (PDT)

This set enables hardware rate limiting capabilities on QAT 4xxx
accelerators. Rate Limiting allows to control the rate of the requests
that can be submitted to a ring pair (RP). This allows sharing
a QAT device among multiple users while ensuring guaranteed throughput.

The driver provides a mechanism that allows users to set policies, through
a sysfs interface, that are then programmed to the device. The device is
then enforcing the policies.

The first six commits are refactoring and additions in preparation for
  the feature.
Patch #6 introduces a mechanism for retrieving firmware feature
  capabilities.
Patch #8 implements the core of the rate limiting feature by providing
  mechanisms to set rate limiting policies (aka SLAs).
The final three commits add the required sysfs interface that allow
  users to configure SLAs.

Changes since v1:
- Removed unnecessary check
- Simplified a few error paths
- Reduced a few local variables
- Fixed repeated error message
- Moved mutex lock above sla_id existence check.
- Added Reviewed-by tag from Tero Kristo received from an internal review
  of the set.

Ciunas Bennett (3):
  crypto: qat - add rate limiting sysfs interface
  crypto: qat - add rp2svc sysfs attribute
  crypto: qat - add num_rps sysfs attribute

Damian Muszynski (4):
  units: Add BYTES_PER_*BIT
  crypto: qat - add bits.h to icp_qat_hw.h
  crypto: qat - add retrieval of fw capabilities
  crypto: qat - add rate limiting feature to qat_4xxx

Giovanni Cabiddu (4):
  crypto: qat - refactor fw config related functions
  crypto: qat - use masks for AE groups
  crypto: qat - fix ring to service map for QAT GEN4
  crypto: qat - move admin api

 Documentation/ABI/testing/sysfs-driver-qat    |   46 +
 Documentation/ABI/testing/sysfs-driver-qat_rl |  227 ++++
 .../intel/qat/qat_4xxx/adf_4xxx_hw_data.c     |  190 ++-
 .../intel/qat/qat_4xxx/adf_4xxx_hw_data.h     |   13 +-
 .../intel/qat/qat_c3xxx/adf_c3xxx_hw_data.c   |    1 +
 .../intel/qat/qat_c62x/adf_c62x_hw_data.c     |    1 +
 drivers/crypto/intel/qat/qat_common/Makefile  |    3 +
 .../intel/qat/qat_common/adf_accel_devices.h  |   11 +
 .../crypto/intel/qat/qat_common/adf_admin.c   |   71 +
 .../crypto/intel/qat/qat_common/adf_admin.h   |   27 +
 .../crypto/intel/qat/qat_common/adf_clock.c   |    1 +
 .../intel/qat/qat_common/adf_cnv_dbgfs.c      |    1 +
 .../intel/qat/qat_common/adf_common_drv.h     |   10 -
 .../intel/qat/qat_common/adf_fw_counters.c    |    1 +
 .../intel/qat/qat_common/adf_gen4_hw_data.h   |    7 +
 .../crypto/intel/qat/qat_common/adf_gen4_pm.c |    1 +
 .../qat/qat_common/adf_gen4_pm_debugfs.c      |    1 +
 .../intel/qat/qat_common/adf_gen4_timer.c     |    1 +
 .../intel/qat/qat_common/adf_heartbeat.c      |    1 +
 .../qat/qat_common/adf_heartbeat_dbgfs.c      |    1 +
 .../crypto/intel/qat/qat_common/adf_init.c    |   13 +
 drivers/crypto/intel/qat/qat_common/adf_rl.c  | 1169 +++++++++++++++++
 drivers/crypto/intel/qat/qat_common/adf_rl.h  |  176 +++
 .../intel/qat/qat_common/adf_rl_admin.c       |   97 ++
 .../intel/qat/qat_common/adf_rl_admin.h       |   18 +
 .../crypto/intel/qat/qat_common/adf_sysfs.c   |   80 ++
 .../intel/qat/qat_common/adf_sysfs_rl.c       |  451 +++++++
 .../intel/qat/qat_common/adf_sysfs_rl.h       |   11 +
 .../qat/qat_common/icp_qat_fw_init_admin.h    |   41 +
 .../crypto/intel/qat/qat_common/icp_qat_hw.h  |    2 +
 .../qat/qat_dh895xcc/adf_dh895xcc_hw_data.c   |    1 +
 include/linux/units.h                         |    4 +
 32 files changed, 2605 insertions(+), 73 deletions(-)
 create mode 100644 Documentation/ABI/testing/sysfs-driver-qat_rl
 create mode 100644 drivers/crypto/intel/qat/qat_common/adf_admin.h
 create mode 100644 drivers/crypto/intel/qat/qat_common/adf_rl.c
 create mode 100644 drivers/crypto/intel/qat/qat_common/adf_rl.h
 create mode 100644 drivers/crypto/intel/qat/qat_common/adf_rl_admin.c
 create mode 100644 drivers/crypto/intel/qat/qat_common/adf_rl_admin.h
 create mode 100644 drivers/crypto/intel/qat/qat_common/adf_sysfs_rl.c
 create mode 100644 drivers/crypto/intel/qat/qat_common/adf_sysfs_rl.h


base-commit: 1bb03421eab67940b6509fe0869ff43df5fbe3e6
-- 
2.34.1