Received-SPF: pass (google.com: domain of linux-crypto-owner@vger.kernel.org designates 2620:137:e000::3:1 as permitted sender) client-ip=2620:137:e000::3:1;
From:   Damian Muszynski <damian.muszynski@intel.com>
To:     <herbert@gondor.apana.org.au>
CC:     <linux-crypto@vger.kernel.org>, <qat-linux@intel.com>,
        Damian Muszynski <damian.muszynski@intel.com>,
        Giovanni Cabiddu <giovanni.cabiddu@intel.com>,
        Tero Kristo <tero.kristo@linux.intel.com>
Subject: [PATCH v2 07/11] crypto: qat - add retrieval of fw capabilities
Date:   Fri, 20 Oct 2023 15:49:27 +0200
Message-ID: <20231020134931.7530-8-damian.muszynski@intel.com>
In-Reply-To: <20231020134931.7530-1-damian.muszynski@intel.com>
References: <20231020134931.7530-1-damian.muszynski@intel.com>
Organization: Intel Technology Poland sp. z o.o. - ul. Slowackiego 173, 80-298 Gdansk - KRS 101882 - NIP 957-07-52-316
Content-Transfer-Encoding: 8bit
Content-Type: text/plain
MIME-Version: 1.0
X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1
X-MS-Exchange-AntiSpam-MessageData-0: =?us-ascii?Q?hr1kHL1aqHdRiFqmcbH8gZZBmT6/xrfJ+areQxkqL+TjbE/15SBJs/64znmY?=
 =?us-ascii?Q?53mSavGfTo5XmRXslWGKrazMe8hsWwBb4h6oL5+0KjSxvn36XGaw+8IoTpy4?=
 =?us-ascii?Q?VDtYoYDuSoCy+uGSlLII8n7a9NlAaEfSk2DNWa09jnPZTehMBcBzznGwmtJr?=
 =?us-ascii?Q?PAyxCMGkjTrHm1nU1zuBuHDGjNnlnLblYEs4MW9SVQTsg2GT67kp6nkFzpX0?=
 =?us-ascii?Q?BW+uM10qTSRY7dRB1gFrQ31xnkyhVAZQjKVvjMUTMRKdJovisjae3UVO7kVi?=
 =?us-ascii?Q?NNChxMgSkmKBO054RF4bX32Wtji6KNWFFSKNlRaKT+tATLYhwBcr0RkRrK5d?=
 =?us-ascii?Q?vhgOa+qfqZAfrEDsLNOW7VBpbdHRfE86Qj70ZLS1aYgaTnRnJACA831h5/RW?=
 =?us-ascii?Q?NKDogiNZvpJiKfHsXn124lpgLbUV7GyqmOLZNd3W/T/1E+5wMHnrZH+vlRJ+?=
 =?us-ascii?Q?9l/IngMMqfwUsmKyjrF45oZD0Dv5UeUox86hajsfPfup66PG2zW1d2gkOGr9?=
 =?us-ascii?Q?XiixS6UWHDa4pz3hmk0jK5MIkjFN5EYvDogMWFMyRmYUpCjMRZzEHv2amO4T?=
 =?us-ascii?Q?pFhf90pSesMmAJ9CWbO+S4emSQjCY+aEFo+RZr7qft6YDVvRdRDkBsgFcZbC?=
 =?us-ascii?Q?7612hXzN+sN1kFG5zRrEdf4hJoeVs8av51DWH/z467o1jE+uVGj7genxHTij?=
 =?us-ascii?Q?A0BoeryzWIhtPDdV15tYWwWUtzv7C5y0KhE4+Cq2ecgsZ41lURLQoOIXsI5b?=
 =?us-ascii?Q?pMbcCbsYous4pLdl0qidHOtUIPpLU0s41Tv65/XZM/ugbXh6V2Rya9Toq0uv?=
 =?us-ascii?Q?od8/s7E4MlANBPx+ohd5xIijPBfaIgXRpErIFwpWaAAA1AScBSaCZhtE2j2l?=
 =?us-ascii?Q?NzNeH4DM+1zjuhiBZDW2v+A2Q+TfZtMfck5C+S5uocRH+y99qvtdwwmywDVn?=
 =?us-ascii?Q?t/Q6YNLC6R/jFUzbLbZFKWVfMc/OSNDUAdwBigF+Yrf6UTdEB/igVfMT00sz?=
 =?us-ascii?Q?Gp+z6zsO9NFm08IhNZpBaKNAcu51zwwXtCC2222OOCXs+Tdsp/JkytEZrCPI?=
 =?us-ascii?Q?ahgzcY/K4sVwp3VWoO6TTi2MdN/1MOQI1XAMyXLbDF/XWHNXrmBw5bQvqKFg?=
 =?us-ascii?Q?9aQXOzIzJI41tNF5sVrDs1z24VbeDqb3MM4nbe5mpS+eoSp6JAwbJkUungb2?=
 =?us-ascii?Q?dQXPw/nrvNRiN8dsv38QYEMRUFnjQRP833VcNBAPHfCHAOUmzJzLQ/JCqCVp?=
 =?us-ascii?Q?55NDpEDkE4aciwmlMAvtd1ImIKCzun/zCFzXlxa7kSdoTZuU2PwZ8zDlPjjd?=
 =?us-ascii?Q?VeApgPDS8DC3ji1/VB2celscULSgnuMVFKtsuAbzMqYcB3MwNBkdR6QIhQRU?=
 =?us-ascii?Q?8r0C4Xk/qsFcwof7XbMAck8+4B/3hNBSsWgvjBt9d2oSpDrxRhgOamlnJPmN?=
 =?us-ascii?Q?wTIUQFrWZaLHSJzpyt8aC436KGTpy/5Zq3lN01kevZ+/Rl1DrMZeXy3VA87a?=
 =?us-ascii?Q?gu/2N9H7VSRq8HayaidvsDJPKIOjdHsfSUBcly6XV/2VPcyQcinvIHsGUZdp?=
 =?us-ascii?Q?xyXSN25ABZ34sDjSjJ54VW1YP7xsyvkP3skHLDImSBQFU20T3B2TLdM8oGI6?=
 =?us-ascii?Q?LA=3D=3D?=
X-MS-Exchange-CrossTenant-Network-Message-Id: d4905fe0-11c0-46c7-2b0d-08dbd1738413
X-MS-Exchange-CrossTenant-AuthSource: BYAPR11MB3734.namprd11.prod.outlook.com
X-MS-Exchange-CrossTenant-AuthAs: Internal
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 20 Oct 2023 13:50:27.1546
 (UTC)
X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted
X-MS-Exchange-CrossTenant-Id: 46c98d88-e344-4ed4-8496-4ed7712e255d
X-MS-Exchange-CrossTenant-MailboxType: HOSTED
X-MS-Exchange-CrossTenant-UserPrincipalName: DXdsXibqiS/3mxM/VID9Zxn8dtdPgzH/T3zeK8UakmTHz+ZxIDsZWbP+rgxSTX5uEfmbiSR6CiCcimaw+cZg2jG6VIvdq6yGNB8vaEjvZp8=
X-MS-Exchange-Transport-CrossTenantHeadersStamped: BL3PR11MB6363
X-OriginatorOrg: intel.com
X-Spam-Status: No, score=-0.9 required=5.0 tests=DKIMWL_WL_HIGH,DKIM_SIGNED,
	DKIM_VALID,DKIM_VALID_AU,HEADER_FROM_DIFFERENT_DOMAINS,
	MAILING_LIST_MULTI,SPF_HELO_NONE,SPF_PASS autolearn=ham
	autolearn_force=no version=3.4.6
X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on morse.vger.email
Precedence: bulk
List-ID: <linux-crypto.vger.kernel.org>
X-Mailing-List: linux-crypto@vger.kernel.org
X-Greylist: Sender passed SPF test, not delayed by milter-greylist-4.6.4 (morse.vger.email [0.0.0.0]); Fri, 20 Oct 2023 06:50:49 -0700 (PDT)

The QAT firmware provides a mechanism to retrieve its capabilities
through the init admin interface.

Add logic to retrieve the firmware capability mask from the firmware
through the init/admin channel. This mask reports if the
power management, telemetry and rate limiting features are supported.

The fw capabilities are stored in the accel_dev structure and are used
to detect if a certain feature is supported by the firmware loaded
in the device.

This is supported only by devices which have an admin AE.

Signed-off-by: Damian Muszynski <damian.muszynski@intel.com>
Reviewed-by: Giovanni Cabiddu <giovanni.cabiddu@intel.com>
Reviewed-by: Tero Kristo <tero.kristo@linux.intel.com>
---
 .../intel/qat/qat_common/adf_accel_devices.h  |  1 +
 .../crypto/intel/qat/qat_common/adf_admin.c   | 23 +++++++++++++++++++
 .../qat/qat_common/icp_qat_fw_init_admin.h    |  3 +++
 3 files changed, 27 insertions(+)

diff --git a/drivers/crypto/intel/qat/qat_common/adf_accel_devices.h b/drivers/crypto/intel/qat/qat_common/adf_accel_devices.h
index 1c11d90bd9f3..908959288ce5 100644
--- a/drivers/crypto/intel/qat/qat_common/adf_accel_devices.h
+++ b/drivers/crypto/intel/qat/qat_common/adf_accel_devices.h
@@ -253,6 +253,7 @@ struct adf_hw_device_data {
 	u32 straps;
 	u32 accel_capabilities_mask;
 	u32 extended_dc_capabilities;
+	u16 fw_capabilities;
 	u32 clock_frequency;
 	u32 instance_id;
 	u16 accel_mask;
diff --git a/drivers/crypto/intel/qat/qat_common/adf_admin.c b/drivers/crypto/intel/qat/qat_common/adf_admin.c
index 15ffda582334..50e054ba2c33 100644
--- a/drivers/crypto/intel/qat/qat_common/adf_admin.c
+++ b/drivers/crypto/intel/qat/qat_common/adf_admin.c
@@ -310,6 +310,26 @@ static bool is_dcc_enabled(struct adf_accel_dev *accel_dev)
 	return !strcmp(services, "dcc");
 }
 
+static int adf_get_fw_capabilities(struct adf_accel_dev *accel_dev, u16 *caps)
+{
+	u32 ae_mask = accel_dev->hw_device->admin_ae_mask;
+	struct icp_qat_fw_init_admin_resp resp = { };
+	struct icp_qat_fw_init_admin_req req = { };
+	int ret;
+
+	if (!ae_mask)
+		return 0;
+
+	req.cmd_id = ICP_QAT_FW_CAPABILITIES_GET;
+	ret = adf_send_admin(accel_dev, &req, &resp, ae_mask);
+	if (ret)
+		return ret;
+
+	*caps = resp.fw_capabilities;
+
+	return 0;
+}
+
 /**
  * adf_send_admin_init() - Function sends init message to FW
  * @accel_dev: Pointer to acceleration device.
@@ -320,6 +340,7 @@ static bool is_dcc_enabled(struct adf_accel_dev *accel_dev)
  */
 int adf_send_admin_init(struct adf_accel_dev *accel_dev)
 {
+	struct adf_hw_device_data *hw_data = GET_HW_DATA(accel_dev);
 	u32 dc_capabilities = 0;
 	int ret;
 
@@ -340,6 +361,8 @@ int adf_send_admin_init(struct adf_accel_dev *accel_dev)
 	}
 	accel_dev->hw_device->extended_dc_capabilities = dc_capabilities;
 
+	adf_get_fw_capabilities(accel_dev, &hw_data->fw_capabilities);
+
 	return adf_init_ae(accel_dev);
 }
 EXPORT_SYMBOL_GPL(adf_send_admin_init);
diff --git a/drivers/crypto/intel/qat/qat_common/icp_qat_fw_init_admin.h b/drivers/crypto/intel/qat/qat_common/icp_qat_fw_init_admin.h
index 9e5ce419d875..e4de9a30e0bd 100644
--- a/drivers/crypto/intel/qat/qat_common/icp_qat_fw_init_admin.h
+++ b/drivers/crypto/intel/qat/qat_common/icp_qat_fw_init_admin.h
@@ -16,6 +16,7 @@ enum icp_qat_fw_init_admin_cmd_id {
 	ICP_QAT_FW_HEARTBEAT_SYNC = 7,
 	ICP_QAT_FW_HEARTBEAT_GET = 8,
 	ICP_QAT_FW_COMP_CAPABILITY_GET = 9,
+	ICP_QAT_FW_CRYPTO_CAPABILITY_GET = 10,
 	ICP_QAT_FW_DC_CHAIN_INIT = 11,
 	ICP_QAT_FW_HEARTBEAT_TIMER_SET = 13,
 	ICP_QAT_FW_TIMER_GET = 19,
@@ -109,10 +110,12 @@ struct icp_qat_fw_init_admin_resp {
 			__u32 unsuccessful_count;
 			__u64 resrvd8;
 		};
+		__u16 fw_capabilities;
 	};
 } __packed;
 
 #define ICP_QAT_FW_SYNC ICP_QAT_FW_HEARTBEAT_SYNC
+#define ICP_QAT_FW_CAPABILITIES_GET ICP_QAT_FW_CRYPTO_CAPABILITY_GET
 
 #define ICP_QAT_NUMBER_OF_PM_EVENTS 8
 
-- 
2.34.1