Received: by 2002:a05:7412:8d10:b0:f3:1519:9f41 with SMTP id bj16csp4163660rdb; Mon, 11 Dec 2023 10:32:48 -0800 (PST) X-Google-Smtp-Source: AGHT+IEYUvedSTIgAkkF17t3GzWNZ4D7UYZl2/zFsSjDNlQM86b/cJvfjQVaOeiwNF83uXH/NRVJ X-Received: by 2002:a2e:a103:0:b0:2cc:1f7e:cdf7 with SMTP id s3-20020a2ea103000000b002cc1f7ecdf7mr2030834ljl.35.1702319568649; Mon, 11 Dec 2023 10:32:48 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1702319568; cv=none; d=google.com; s=arc-20160816; b=VCa5KO9b/sEvTgB+ZRttSOUjopcin5X3oObh8tQ+9pyU857wVAVUoHtN9Mgg5oix32 H0O9DPN4wVAyVEtdpayQZCsqM2rJ5sbMuwInri7MF82E3gKQ8Uhcm4PzUjbWPcuK3uhH 8b52g/SqqlSKNu4MseyJiK5tzEcIuRDY+lVDekq3Ic5ydrbah9D18UUYylGEwg96IEom yTUXAshsCkREJScmYCgdR0njNy87o0Ah+M6V8HELdkMsTGS8GnENqQBYqTe9atQTG7XG q8kPfB7s38A/0bw71vxmbNkbPnB8c1+7YbRANRK0i6b3IE8RaocDcB/rrAYCoZcxs8H5 38QA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:mime-version:list-unsubscribe :list-subscribe:list-id:precedence:references:in-reply-to:message-id :date:subject:cc:to:from:dkim-signature; bh=iI5H47zvcA4f2T9X0SOLjyUIMcFUo42eiKhj9yV6NCc=; fh=EMRW4F3XgcFrnozWiqJF+MRRoevXj9DIi8Ptd1SN1LQ=; b=aE84BsUPIcfjGnVS70tPyu0Yi+25Uc3/GApXOqrn8gVJJ1EvnNYf+5op0m6mB7+4xM 0KQPz+h3JpqbC2XBZyk6F4V7l1NpLHkjyDs3dXMOJvHjmHGazKs3RleZfoaBRP9HXERr yc50uPmQQbUAsNHt5rx83JTfJepjB7tOmfFwFiPvnkFwvpYTCMz+iPm9bV13GjHlEfyD SG63plIcm4QT4Tlq+tJ4EHWHMYctaWjYnFsYVRGlu4bnKUWEDYWaiQKV9YowyG38BDPy lY/fPxnHwMipEVJR5k3xgr3ckTMCIejp12zXfaCeHAvZ6BeU5EU3q833UsGc+Zi7kZUj MknA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@foss.st.com header.s=selector1 header.b=yVdjOT1d; spf=pass (google.com: domain of linux-crypto+bounces-701-linux.lists.archive=gmail.com@vger.kernel.org designates 147.75.80.249 as permitted sender) smtp.mailfrom="linux-crypto+bounces-701-linux.lists.archive=gmail.com@vger.kernel.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=foss.st.com Return-Path: Received: from am.mirrors.kernel.org (am.mirrors.kernel.org. [147.75.80.249]) by mx.google.com with ESMTPS id m11-20020a056402510b00b0054cc1c13afasi4003544edd.196.2023.12.11.10.32.48 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 11 Dec 2023 10:32:48 -0800 (PST) Received-SPF: pass (google.com: domain of linux-crypto+bounces-701-linux.lists.archive=gmail.com@vger.kernel.org designates 147.75.80.249 as permitted sender) client-ip=147.75.80.249; Authentication-Results: mx.google.com; dkim=pass header.i=@foss.st.com header.s=selector1 header.b=yVdjOT1d; spf=pass (google.com: domain of linux-crypto+bounces-701-linux.lists.archive=gmail.com@vger.kernel.org designates 147.75.80.249 as permitted sender) smtp.mailfrom="linux-crypto+bounces-701-linux.lists.archive=gmail.com@vger.kernel.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=foss.st.com Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by am.mirrors.kernel.org (Postfix) with ESMTPS id 5754F1F21AD6 for ; Mon, 11 Dec 2023 18:32:48 +0000 (UTC) Received: from localhost.localdomain (localhost.localdomain [127.0.0.1]) by smtp.subspace.kernel.org (Postfix) with ESMTP id 2A76051C33; Mon, 11 Dec 2023 18:32:39 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=foss.st.com header.i=@foss.st.com header.b="yVdjOT1d" X-Original-To: linux-crypto@vger.kernel.org Received: from mx07-00178001.pphosted.com (mx08-00178001.pphosted.com [91.207.212.93]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id E7200AC; Mon, 11 Dec 2023 10:32:33 -0800 (PST) Received: from pps.filterd (m0046660.ppops.net [127.0.0.1]) by mx07-00178001.pphosted.com (8.17.1.19/8.17.1.19) with ESMTP id 3BBHxgm3023809; Mon, 11 Dec 2023 19:31:34 +0100 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=foss.st.com; h= from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding:content-type; s= selector1; bh=iI5H47zvcA4f2T9X0SOLjyUIMcFUo42eiKhj9yV6NCc=; b=yV djOT1deCHGOmPjNVxLwzgMLwCwQ8eecbXf1tx+Vfp57/qfxggvAGhk9UE5llAhDr Z9bFcVO1Nf/riQGFjnM9EOolVSSSO4Bc8rWaqjzOkKVskXlE2hYrhwAzz4nnU+2H yoiyZYT3PHXsbVKo6ksEG/gVUZecZ3MzWJY3kTpzE3/AibBogBB/MKP5YJ7+MHiQ +4aUF3qBMhoP8vhLuE/EUsdOPITtrk9iFTKOvrkkc98qt7S5U0HBunYsvi2cpivH UhyTx2CN5tBFEuP//aUNai5ktyybN4tn0nFoZ4w0Y9Vzragizj7Pc20kBVd0AVYL 0HaKp6ASnYUrAApj5+4Q== Received: from beta.dmz-eu.st.com (beta.dmz-eu.st.com [164.129.1.35]) by mx07-00178001.pphosted.com (PPS) with ESMTPS id 3uve88r1mb-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Mon, 11 Dec 2023 19:31:34 +0100 (CET) Received: from euls16034.sgp.st.com (euls16034.sgp.st.com [10.75.44.20]) by beta.dmz-eu.st.com (STMicroelectronics) with ESMTP id 49BAC100064; Mon, 11 Dec 2023 19:31:31 +0100 (CET) Received: from Webmail-eu.st.com (shfdag1node1.st.com [10.75.129.69]) by euls16034.sgp.st.com (STMicroelectronics) with ESMTP id 3AFD922FA46; Mon, 11 Dec 2023 19:31:31 +0100 (CET) Received: from localhost (10.252.9.5) by SHFDAG1NODE1.st.com (10.75.129.69) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.27; Mon, 11 Dec 2023 19:31:30 +0100 From: Gatien Chevallier To: , , , , , , , , , , , , , , , , , , , , , , , , , Frank Rowand , , , , , CC: , , , , , , , , , , , , , , , , Gatien Chevallier Subject: [PATCH v7 03/13] dt-bindings: bus: document RIFSC Date: Mon, 11 Dec 2023 19:30:34 +0100 Message-ID: <20231211183044.808204-4-gatien.chevallier@foss.st.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20231211183044.808204-1-gatien.chevallier@foss.st.com> References: <20231211183044.808204-1-gatien.chevallier@foss.st.com> Precedence: bulk X-Mailing-List: linux-crypto@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Content-Type: text/plain X-ClientProxiedBy: EQNCAS1NODE4.st.com (10.75.129.82) To SHFDAG1NODE1.st.com (10.75.129.69) X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.272,Aquarius:18.0.997,Hydra:6.0.619,FMLib:17.11.176.26 definitions=2023-12-11_08,2023-12-07_01,2023-05-22_02 Document RIFSC (RIF security controller). RIFSC is a firewall controller composed of different kinds of hardware resources. Signed-off-by: Gatien Chevallier --- Changes in V6: - Renamed access-controller to access-controllers - Removal of access-control-provider property - Removal of access-controller and access-controller-names declaration in the patternProperties field. Add additionalProperties: true in this field. Changes in V5: - Renamed feature-domain* to access-control* Changes in V2: - Corrected errors highlighted by Rob's robot - No longer define the maxItems for the "feature-domains" property - Fix example (node name, status) - Declare "feature-domain-names" as an optional property for child nodes - Fix description of "feature-domains" property .../bindings/bus/st,stm32mp25-rifsc.yaml | 96 +++++++++++++++++++ 1 file changed, 96 insertions(+) create mode 100644 Documentation/devicetree/bindings/bus/st,stm32mp25-rifsc.yaml diff --git a/Documentation/devicetree/bindings/bus/st,stm32mp25-rifsc.yaml b/Documentation/devicetree/bindings/bus/st,stm32mp25-rifsc.yaml new file mode 100644 index 000000000000..95aa7f04c739 --- /dev/null +++ b/Documentation/devicetree/bindings/bus/st,stm32mp25-rifsc.yaml @@ -0,0 +1,96 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/bus/st,stm32mp25-rifsc.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: STM32 Resource isolation framework security controller + +maintainers: + - Gatien Chevallier + +description: | + Resource isolation framework (RIF) is a comprehensive set of hardware blocks + designed to enforce and manage isolation of STM32 hardware resources like + memory and peripherals. + + The RIFSC (RIF security controller) is composed of three sets of registers, + each managing a specific set of hardware resources: + - RISC registers associated with RISUP logic (resource isolation device unit + for peripherals), assign all non-RIF aware peripherals to zero, one or + any security domains (secure, privilege, compartment). + - RIMC registers: associated with RIMU logic (resource isolation master + unit), assign all non RIF-aware bus master to one security domain by + setting secure, privileged and compartment information on the system bus. + Alternatively, the RISUP logic controlling the device port access to a + peripheral can assign target bus attributes to this peripheral master port + (supported attribute: CID). + - RISC registers associated with RISAL logic (resource isolation device unit + for address space - Lite version), assign address space subregions to one + security domains (secure, privilege, compartment). + +properties: + compatible: + contains: + const: st,stm32mp25-rifsc + + reg: + maxItems: 1 + + "#address-cells": + const: 1 + + "#size-cells": + const: 1 + + ranges: true + + "#access-controller-cells": + const: 1 + description: + Contains the firewall ID associated to the peripheral. + +patternProperties: + "^.*@[0-9a-f]+$": + description: Peripherals + type: object + + additionalProperties: true + + required: + - access-controllers + +required: + - compatible + - reg + - "#address-cells" + - "#size-cells" + - "#access-controller-cells" + - ranges + +additionalProperties: false + +examples: + - | + // In this example, the usart2 device refers to rifsc as its domain + // controller. + // Access rights are verified before creating devices. + + #include + + rifsc: bus@42080000 { + compatible = "st,stm32mp25-rifsc"; + reg = <0x42080000 0x1000>; + #address-cells = <1>; + #size-cells = <1>; + #access-controller-cells = <1>; + ranges; + + usart2: serial@400e0000 { + compatible = "st,stm32h7-uart"; + reg = <0x400e0000 0x400>; + interrupts = ; + clocks = <&ck_flexgen_08>; + access-controllers = <&rifsc 32>; + }; + }; -- 2.35.3