Received: by 2002:a05:7412:3b8b:b0:fc:a2b0:25d7 with SMTP id nd11csp3022010rdb; Tue, 13 Feb 2024 04:50:18 -0800 (PST) X-Forwarded-Encrypted: i=3; AJvYcCWaL1prMHKAEjrBNNxqzjfqrjb/XtZbz9oc5WKXh34q0vcv3U6fEUFvwbo5bwkLq8YvAbeTFXSQNM4CQHFybTpxZEf1VI+StZDG6lBLjQ== X-Google-Smtp-Source: AGHT+IEYvMnZv/D6X55wCzXrU9B2w/LrMGga4d5tz6t6Uezyw97RzSXNKETcPTPwfDiOsJyMGbOj X-Received: by 2002:a05:6a21:1014:b0:19e:cb0e:4729 with SMTP id nk20-20020a056a21101400b0019ecb0e4729mr5850584pzb.38.1707828618453; Tue, 13 Feb 2024 04:50:18 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1707828618; cv=pass; d=google.com; s=arc-20160816; b=lvQqcJ8hzm62ynZcbwCL4Yg7Pt8FVFO/K3J0Xkg3bn/zkvZWDKLMm5oNqU7K33eLsC LSH1cXscZOUQHbgR7N4y6dtcmsS9q1Mntn/DcogjcM4mET342qEWb+cXqlpIC8Txd8bw jQXOU2WBHDnQnTA6NBOw7+oEcoXuO+6Y1spH48dTlh72vM0PYsC5qf2sbvmzX5wfBoHd n5BfPfqbCGcLQvuPZySe+bFmCujctC7wmfzYVNoHwhWTFEWZDC2w0p/8dAUsvOSD2Pp2 5dyy1Q7+Jl0VOLOEqAA/n7XWclObevnzKJ9T6xCJng2PPbC0KGVRbl+k1S3wL9fe9Xav Nq4g== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=cc:to:subject:message-id:date:from:in-reply-to:references :mime-version:list-unsubscribe:list-subscribe:list-id:precedence :dkim-signature; bh=PltJZt/4GisbtWaUCig+Gxgvk8AtsQXf9mPTLTSgx3k=; fh=pBsS47X2BtHDwd2u6prFfOdkXYxAtj1WkrvquQm448A=; b=YZg0w0R5r+Qx530S4prktAmIUGHja/PFqjqbtmYRplfZpbGze4LB+H/F//UL12JZS4 ax7Gq/rMOJyXsStDZBOKxeXeclBJPvPfgx69e7rkzl+diECy76dGjNb7kZyTxWXolxa6 SoA+3ppeuBlFmsylpB2v0OX66fCnkCJHCCeSzp6/lJ0JKzRmRJOrGTJgh9+NIei2GvaO EmVRwELp3LVroKn6EqBQM7bdj1A+K3BxKIXZAr6MC64Z6QsFBtnI3WdhtVN67XFJ9SBA BKiabZvViWVg3Tle6RLMMYCJGgSL65RNqf3PPJutuf7E4Vmfyml6ymGra+PM+oydnR1C vXVw==; dara=google.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=GuE8QpI+; arc=pass (i=1 spf=pass spfdomain=linaro.org dkim=pass dkdomain=linaro.org dmarc=pass fromdomain=linaro.org); spf=pass (google.com: domain of linux-crypto+bounces-2032-linux.lists.archive=gmail.com@vger.kernel.org designates 2604:1380:45e3:2400::1 as permitted sender) smtp.mailfrom="linux-crypto+bounces-2032-linux.lists.archive=gmail.com@vger.kernel.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org X-Forwarded-Encrypted: i=2; AJvYcCX03A4FRcasSTo0oc5uVOcyRalPbfhZaeL5XPg6t1mrA3HGnNyQIQXh8F5ekE5FrV49u3xlXpLYlRcFCoCO4/WO+Z9c8Jqi+08tJuax6Q== Return-Path: Received: from sv.mirrors.kernel.org (sv.mirrors.kernel.org. [2604:1380:45e3:2400::1]) by mx.google.com with ESMTPS id k205-20020a6284d6000000b006ddcff14bacsi6747357pfd.284.2024.02.13.04.50.18 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 13 Feb 2024 04:50:18 -0800 (PST) Received-SPF: pass (google.com: domain of linux-crypto+bounces-2032-linux.lists.archive=gmail.com@vger.kernel.org designates 2604:1380:45e3:2400::1 as permitted sender) client-ip=2604:1380:45e3:2400::1; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=GuE8QpI+; arc=pass (i=1 spf=pass spfdomain=linaro.org dkim=pass dkdomain=linaro.org dmarc=pass fromdomain=linaro.org); spf=pass (google.com: domain of linux-crypto+bounces-2032-linux.lists.archive=gmail.com@vger.kernel.org designates 2604:1380:45e3:2400::1 as permitted sender) smtp.mailfrom="linux-crypto+bounces-2032-linux.lists.archive=gmail.com@vger.kernel.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by sv.mirrors.kernel.org (Postfix) with ESMTPS id 84A8E282AF7 for ; Tue, 13 Feb 2024 12:49:46 +0000 (UTC) Received: from localhost.localdomain (localhost.localdomain [127.0.0.1]) by smtp.subspace.kernel.org (Postfix) with ESMTP id D54BB482FB; Tue, 13 Feb 2024 12:49:41 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="GuE8QpI+" X-Original-To: linux-crypto@vger.kernel.org Received: from mail-yw1-f176.google.com (mail-yw1-f176.google.com [209.85.128.176]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 98D3246444 for ; Tue, 13 Feb 2024 12:49:39 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.176 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1707828581; cv=none; b=kKZSlDst4/iIneTuGmMhru1uPi/gBi2MyIHcLfUZkORkUc4G08YbO9FRlJg6fYWYHzBv93WuTqPRdPc2/zRJEvIvkLgW2J8Bkbew4uVWVw0hVq0jIKVhTcEC2xgxUg21J2HlbeNDht5pCyISxTZ/v+ffmUxKfey0XICi+lFqvZk= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1707828581; c=relaxed/simple; bh=HSuK8gF8xqQlzSUAllq5D6X/pqFlN4vTdtHlcK5UeBs=; h=MIME-Version:References:In-Reply-To:From:Date:Message-ID:Subject: To:Cc:Content-Type; b=QI3k9WRhKL5FFuAmfwl4cxol84ZcEtXtZcJv0Kp7Hl4JwgiDWV8MH9oCD4z8X9CenbShQAwOBSMEzpRUGQldMO2+rW56ZYwNNZkFrV6lRnunpmuIDetNL+mCo1sz8gaaqy9aLD0M2aFszU4JT2lwN3IlhtNU6B//js5PeTFblio= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=GuE8QpI+; arc=none smtp.client-ip=209.85.128.176 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Received: by mail-yw1-f176.google.com with SMTP id 00721157ae682-60794cd60c4so2175927b3.1 for ; Tue, 13 Feb 2024 04:49:39 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1707828578; x=1708433378; darn=vger.kernel.org; h=cc:to:subject:message-id:date:from:in-reply-to:references :mime-version:from:to:cc:subject:date:message-id:reply-to; bh=PltJZt/4GisbtWaUCig+Gxgvk8AtsQXf9mPTLTSgx3k=; b=GuE8QpI+0/ucIeBnRWUmD3MUGddgsy4Fi+bKHJlY95ce6OMp8AZFYS3eqtN9XXQ3RK kjPp1Zxk33Djzh+OMOxICL4pHUuTsOjTt+mQbpfxPMyK90ouE6JtCkOux3UIw5Jr78Fo wTLkRafHxW42tkpCO2y3B4PBHtjYoLk5kWHRw1xrNSqIpOUNeI3tY6+726Zdge0TyuA9 x7YyO4QXigWuV3tkEXkrkmQjB3UtgDfNqsBpEncRmOtBtB/MKdCwsiptYDQpJx3+/5mp 5TVArc20cKYb4dFADsEM0FjUTiIceashe/6EY5ZW3O8P/bQYFCQ71OliHFLKZHOjr9ut w1OQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1707828578; x=1708433378; h=cc:to:subject:message-id:date:from:in-reply-to:references :mime-version:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=PltJZt/4GisbtWaUCig+Gxgvk8AtsQXf9mPTLTSgx3k=; b=m2v6Ef43xKBgluopV2iZxU+gII+JSBjm+MAM9Lw4xOnvLqZ2BrvDT8x46y1ENknEvq KuBPQsTFjuRclA1lOWO1F9+C4C9AoDwEZoSf8RvRP03lVdGp6r94qIkjnbNOJ9hdDQdQ 0FMjI3m60/qsJ6UZkHys2vkcEjAV2USci+Jv174YWeRgpeSpNkbQOJ7Um2bfH/WYyAw6 WOwPkGrj9WmIrSV5pdyEjXSQnjj8Fuulr4QNoyfrkfaJc201LSbDrp79pV7/vxDYFB0b PjX2xpdw/inZz4VO3Rc2bhZ3fz9jCDB5n0OmltIBVa4J8YWfhp4VSba/8wzPa+yKjp2q DrKA== X-Forwarded-Encrypted: i=1; AJvYcCXFOmt9SnZ/a8IeTWwtWw0xnypRzg+CqDc1v9Nh+FDxK3x2Uf02P3+lOgjYUbXY+3yYRiQEI63s1wGVXOQoDuI+oAbwAb395pESjfQk X-Gm-Message-State: AOJu0YxIT2hjR32ExrPnRk81m3XWaG6qWPL5xwdzi07ANtK/+Uca8CsF rrT2ZlSpP1BWX3f4c8oLKZlSNDd48IkXjwJcTTjj9cSYuxv6ORdL/wOIfvpzX+3LpH1btSYRr42 Waoi8P2e4e5xBUxm3b+G/VZeRxQ+p6YJoBHPf/g== X-Received: by 2002:a81:60c2:0:b0:604:45d:ddb4 with SMTP id u185-20020a8160c2000000b00604045dddb4mr8648784ywb.43.1707828578552; Tue, 13 Feb 2024 04:49:38 -0800 (PST) Precedence: bulk X-Mailing-List: linux-crypto@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 References: <20240127232436.2632187-1-quic_gaurkash@quicinc.com> <20240127232436.2632187-2-quic_gaurkash@quicinc.com> In-Reply-To: <20240127232436.2632187-2-quic_gaurkash@quicinc.com> From: Ulf Hansson Date: Tue, 13 Feb 2024 13:49:02 +0100 Message-ID: Subject: Re: [PATCH v4 01/15] ice, ufs, mmc: use blk_crypto_key for program_key To: Gaurav Kashyap Cc: linux-arm-msm@vger.kernel.org, linux-scsi@vger.kernel.org, andersson@kernel.org, ebiggers@google.com, neil.armstrong@linaro.org, srinivas.kandagatla@linaro.org, krzysztof.kozlowski+dt@linaro.org, conor+dt@kernel.org, robh+dt@kernel.org, linux-kernel@vger.kernel.org, linux-mmc@vger.kernel.org, kernel@quicinc.com, linux-crypto@vger.kernel.org, devicetree@vger.kernel.org, quic_omprsing@quicinc.com, quic_nguyenb@quicinc.com, bartosz.golaszewski@linaro.org, konrad.dybcio@linaro.org, jejb@linux.ibm.com, martin.petersen@oracle.com, mani@kernel.org, davem@davemloft.net, herbert@gondor.apana.org.au Content-Type: text/plain; charset="UTF-8" On Sun, 28 Jan 2024 at 00:26, Gaurav Kashyap wrote: > > The program key ops in the storage controller does not > pass on the blk crypto key structure to ice, this is okay > when wrapped keys are not supported and keys are standard > AES XTS sizes. However, wrapped keyblobs can be of any size > and in preparation for that, modify the ICE and storage > controller APIs to accept blk_crypto_key. > > Signed-off-by: Gaurav Kashyap > Reviewed-by: Om Prakash Singh > Tested-by: Neil Armstrong I assume this is better funneled via some other tree than the MMC, so: Acked-by: Ulf Hansson # For MMC Kind regards Uffe > --- > drivers/mmc/host/cqhci-crypto.c | 7 ++++--- > drivers/mmc/host/cqhci.h | 2 ++ > drivers/mmc/host/sdhci-msm.c | 6 ++++-- > drivers/soc/qcom/ice.c | 6 +++--- > drivers/ufs/core/ufshcd-crypto.c | 7 ++++--- > drivers/ufs/host/ufs-qcom.c | 6 ++++-- > include/soc/qcom/ice.h | 5 +++-- > include/ufs/ufshcd.h | 1 + > 8 files changed, 25 insertions(+), 15 deletions(-) > > diff --git a/drivers/mmc/host/cqhci-crypto.c b/drivers/mmc/host/cqhci-crypto.c > index 6652982410ec..91da6de1d650 100644 > --- a/drivers/mmc/host/cqhci-crypto.c > +++ b/drivers/mmc/host/cqhci-crypto.c > @@ -32,6 +32,7 @@ cqhci_host_from_crypto_profile(struct blk_crypto_profile *profile) > } > > static int cqhci_crypto_program_key(struct cqhci_host *cq_host, > + const struct blk_crypto_key *bkey, > const union cqhci_crypto_cfg_entry *cfg, > int slot) > { > @@ -39,7 +40,7 @@ static int cqhci_crypto_program_key(struct cqhci_host *cq_host, > int i; > > if (cq_host->ops->program_key) > - return cq_host->ops->program_key(cq_host, cfg, slot); > + return cq_host->ops->program_key(cq_host, bkey, cfg, slot); > > /* Clear CFGE */ > cqhci_writel(cq_host, 0, slot_offset + 16 * sizeof(cfg->reg_val[0])); > @@ -99,7 +100,7 @@ static int cqhci_crypto_keyslot_program(struct blk_crypto_profile *profile, > memcpy(cfg.crypto_key, key->raw, key->size); > } > > - err = cqhci_crypto_program_key(cq_host, &cfg, slot); > + err = cqhci_crypto_program_key(cq_host, key, &cfg, slot); > > memzero_explicit(&cfg, sizeof(cfg)); > return err; > @@ -113,7 +114,7 @@ static int cqhci_crypto_clear_keyslot(struct cqhci_host *cq_host, int slot) > */ > union cqhci_crypto_cfg_entry cfg = {}; > > - return cqhci_crypto_program_key(cq_host, &cfg, slot); > + return cqhci_crypto_program_key(cq_host, NULL, &cfg, slot); > } > > static int cqhci_crypto_keyslot_evict(struct blk_crypto_profile *profile, > diff --git a/drivers/mmc/host/cqhci.h b/drivers/mmc/host/cqhci.h > index 1a12e40a02e6..949ebbe05773 100644 > --- a/drivers/mmc/host/cqhci.h > +++ b/drivers/mmc/host/cqhci.h > @@ -12,6 +12,7 @@ > #include > #include > #include > +#include > #include > > /* registers */ > @@ -291,6 +292,7 @@ struct cqhci_host_ops { > void (*post_disable)(struct mmc_host *mmc); > #ifdef CONFIG_MMC_CRYPTO > int (*program_key)(struct cqhci_host *cq_host, > + const struct blk_crypto_key *bkey, > const union cqhci_crypto_cfg_entry *cfg, int slot); > #endif > }; > diff --git a/drivers/mmc/host/sdhci-msm.c b/drivers/mmc/host/sdhci-msm.c > index 668e0aceeeba..529ea9f4fa07 100644 > --- a/drivers/mmc/host/sdhci-msm.c > +++ b/drivers/mmc/host/sdhci-msm.c > @@ -1859,6 +1859,7 @@ static __maybe_unused int sdhci_msm_ice_suspend(struct sdhci_msm_host *msm_host) > * vendor-specific SCM calls for this; it doesn't support the standard way. > */ > static int sdhci_msm_program_key(struct cqhci_host *cq_host, > + const struct blk_crypto_key *bkey, > const union cqhci_crypto_cfg_entry *cfg, > int slot) > { > @@ -1866,6 +1867,7 @@ static int sdhci_msm_program_key(struct cqhci_host *cq_host, > struct sdhci_pltfm_host *pltfm_host = sdhci_priv(host); > struct sdhci_msm_host *msm_host = sdhci_pltfm_priv(pltfm_host); > union cqhci_crypto_cap_entry cap; > + u8 ice_key_size; > > /* Only AES-256-XTS has been tested so far. */ > cap = cq_host->crypto_cap_array[cfg->crypto_cap_idx]; > @@ -1873,11 +1875,11 @@ static int sdhci_msm_program_key(struct cqhci_host *cq_host, > cap.key_size != CQHCI_CRYPTO_KEY_SIZE_256) > return -EINVAL; > > + ice_key_size = QCOM_ICE_CRYPTO_KEY_SIZE_256; > if (cfg->config_enable & CQHCI_CRYPTO_CONFIGURATION_ENABLE) > return qcom_ice_program_key(msm_host->ice, > QCOM_ICE_CRYPTO_ALG_AES_XTS, > - QCOM_ICE_CRYPTO_KEY_SIZE_256, > - cfg->crypto_key, > + ice_key_size, bkey, > cfg->data_unit_size, slot); > else > return qcom_ice_evict_key(msm_host->ice, slot); > diff --git a/drivers/soc/qcom/ice.c b/drivers/soc/qcom/ice.c > index fbab7fe5c652..6f941d32fffb 100644 > --- a/drivers/soc/qcom/ice.c > +++ b/drivers/soc/qcom/ice.c > @@ -163,8 +163,8 @@ EXPORT_SYMBOL_GPL(qcom_ice_suspend); > > int qcom_ice_program_key(struct qcom_ice *ice, > u8 algorithm_id, u8 key_size, > - const u8 crypto_key[], u8 data_unit_size, > - int slot) > + const struct blk_crypto_key *bkey, > + u8 data_unit_size, int slot) > { > struct device *dev = ice->dev; > union { > @@ -183,7 +183,7 @@ int qcom_ice_program_key(struct qcom_ice *ice, > return -EINVAL; > } > > - memcpy(key.bytes, crypto_key, AES_256_XTS_KEY_SIZE); > + memcpy(key.bytes, bkey->raw, AES_256_XTS_KEY_SIZE); > > /* The SCM call requires that the key words are encoded in big endian */ > for (i = 0; i < ARRAY_SIZE(key.words); i++) > diff --git a/drivers/ufs/core/ufshcd-crypto.c b/drivers/ufs/core/ufshcd-crypto.c > index f4cc54d82281..34537cbac622 100644 > --- a/drivers/ufs/core/ufshcd-crypto.c > +++ b/drivers/ufs/core/ufshcd-crypto.c > @@ -18,6 +18,7 @@ static const struct ufs_crypto_alg_entry { > }; > > static int ufshcd_program_key(struct ufs_hba *hba, > + const struct blk_crypto_key *bkey, > const union ufs_crypto_cfg_entry *cfg, int slot) > { > int i; > @@ -27,7 +28,7 @@ static int ufshcd_program_key(struct ufs_hba *hba, > ufshcd_hold(hba); > > if (hba->vops && hba->vops->program_key) { > - err = hba->vops->program_key(hba, cfg, slot); > + err = hba->vops->program_key(hba, bkey, cfg, slot); > goto out; > } > > @@ -89,7 +90,7 @@ static int ufshcd_crypto_keyslot_program(struct blk_crypto_profile *profile, > memcpy(cfg.crypto_key, key->raw, key->size); > } > > - err = ufshcd_program_key(hba, &cfg, slot); > + err = ufshcd_program_key(hba, key, &cfg, slot); > > memzero_explicit(&cfg, sizeof(cfg)); > return err; > @@ -103,7 +104,7 @@ static int ufshcd_clear_keyslot(struct ufs_hba *hba, int slot) > */ > union ufs_crypto_cfg_entry cfg = {}; > > - return ufshcd_program_key(hba, &cfg, slot); > + return ufshcd_program_key(hba, NULL, &cfg, slot); > } > > static int ufshcd_crypto_keyslot_evict(struct blk_crypto_profile *profile, > diff --git a/drivers/ufs/host/ufs-qcom.c b/drivers/ufs/host/ufs-qcom.c > index 39eef470f8fa..acf352594362 100644 > --- a/drivers/ufs/host/ufs-qcom.c > +++ b/drivers/ufs/host/ufs-qcom.c > @@ -144,6 +144,7 @@ static inline int ufs_qcom_ice_suspend(struct ufs_qcom_host *host) > } > > static int ufs_qcom_ice_program_key(struct ufs_hba *hba, > + const struct blk_crypto_key *bkey, > const union ufs_crypto_cfg_entry *cfg, > int slot) > { > @@ -151,6 +152,7 @@ static int ufs_qcom_ice_program_key(struct ufs_hba *hba, > union ufs_crypto_cap_entry cap; > bool config_enable = > cfg->config_enable & UFS_CRYPTO_CONFIGURATION_ENABLE; > + u8 ice_key_size; > > /* Only AES-256-XTS has been tested so far. */ > cap = hba->crypto_cap_array[cfg->crypto_cap_idx]; > @@ -158,11 +160,11 @@ static int ufs_qcom_ice_program_key(struct ufs_hba *hba, > cap.key_size != UFS_CRYPTO_KEY_SIZE_256) > return -EOPNOTSUPP; > > + ice_key_size = QCOM_ICE_CRYPTO_KEY_SIZE_256; > if (config_enable) > return qcom_ice_program_key(host->ice, > QCOM_ICE_CRYPTO_ALG_AES_XTS, > - QCOM_ICE_CRYPTO_KEY_SIZE_256, > - cfg->crypto_key, > + ice_key_size, bkey, > cfg->data_unit_size, slot); > else > return qcom_ice_evict_key(host->ice, slot); > diff --git a/include/soc/qcom/ice.h b/include/soc/qcom/ice.h > index 5870a94599a2..9dd835dba2a7 100644 > --- a/include/soc/qcom/ice.h > +++ b/include/soc/qcom/ice.h > @@ -7,6 +7,7 @@ > #define __QCOM_ICE_H__ > > #include > +#include > > struct qcom_ice; > > @@ -30,8 +31,8 @@ int qcom_ice_resume(struct qcom_ice *ice); > int qcom_ice_suspend(struct qcom_ice *ice); > int qcom_ice_program_key(struct qcom_ice *ice, > u8 algorithm_id, u8 key_size, > - const u8 crypto_key[], u8 data_unit_size, > - int slot); > + const struct blk_crypto_key *bkey, > + u8 data_unit_size, int slot); > int qcom_ice_evict_key(struct qcom_ice *ice, int slot); > struct qcom_ice *of_qcom_ice_get(struct device *dev); > #endif /* __QCOM_ICE_H__ */ > diff --git a/include/ufs/ufshcd.h b/include/ufs/ufshcd.h > index cb2afcebbdf5..582d5a747e84 100644 > --- a/include/ufs/ufshcd.h > +++ b/include/ufs/ufshcd.h > @@ -363,6 +363,7 @@ struct ufs_hba_variant_ops { > struct devfreq_dev_profile *profile, > struct devfreq_simple_ondemand_data *data); > int (*program_key)(struct ufs_hba *hba, > + const struct blk_crypto_key *bkey, > const union ufs_crypto_cfg_entry *cfg, int slot); > void (*event_notify)(struct ufs_hba *hba, > enum ufs_event_type evt, void *data); > -- > 2.43.0 >