Return-path: Received: from charlotte.tuxdriver.com ([70.61.120.58]:49677 "EHLO smtp.tuxdriver.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1750710Ab0CSTPQ (ORCPT ); Fri, 19 Mar 2010 15:15:16 -0400 From: "John W. Linville" To: linux-wireless@vger.kernel.org Cc: "John W. Linville" , Larry Finger , Michael Buesch , stable@kernel.org Subject: [PATCH] ssb: do not read SPROM if it does not exist Date: Fri, 19 Mar 2010 15:08:07 -0400 Message-Id: <1269025687-9817-1-git-send-email-linville@tuxdriver.com> In-Reply-To: <4BA266FB.1080507@lwfinger.net> References: <4BA266FB.1080507@lwfinger.net> Sender: linux-wireless-owner@vger.kernel.org List-ID: Attempting to read registers that don't exist on the SSB bus can cause hangs on some boxes. At least some b43 devices are 'in the wild' that don't have SPROMs at all. When the SSB bus support loads, it attempts to read these (non-existant) SPROMs and causes hard hangs on the box -- no console output, etc. This patch adds some intelligence to determine whether or not the SPROM is present before attempting to read it. This avoids those hard hangs on those devices with no SPROM attached to their SSB bus. The SSB-attached devices (e.g. b43, et al.) won't work, but at least the box will survive to test further patches. :-) Signed-off-by: John W. Linville Cc: Larry Finger Cc: Michael Buesch Cc: stable@kernel.org --- drivers/ssb/pci.c | 3 +++ drivers/ssb/scan.c | 4 ++++ drivers/ssb/sprom.c | 22 ++++++++++++++++++++++ include/linux/ssb/ssb.h | 3 +++ include/linux/ssb/ssb_driver_chipcommon.h | 15 +++++++++++++++ 5 files changed, 47 insertions(+), 0 deletions(-) diff --git a/drivers/ssb/pci.c b/drivers/ssb/pci.c index 9e50896..2f7b16d 100644 --- a/drivers/ssb/pci.c +++ b/drivers/ssb/pci.c @@ -620,6 +620,9 @@ static int ssb_pci_sprom_get(struct ssb_bus *bus, int err = -ENOMEM; u16 *buf; + if (!ssb_is_sprom_available(bus)) + return -ENODEV; + buf = kcalloc(SSB_SPROMSIZE_WORDS_R123, sizeof(u16), GFP_KERNEL); if (!buf) goto out; diff --git a/drivers/ssb/scan.c b/drivers/ssb/scan.c index 0d6c028..3a8d0b9 100644 --- a/drivers/ssb/scan.c +++ b/drivers/ssb/scan.c @@ -306,6 +306,10 @@ int ssb_bus_scan(struct ssb_bus *bus, } tmp = scan_read32(bus, 0, SSB_CHIPCO_CAP); bus->chipco.capabilities = tmp; + if (bus->chip_rev >= 11) { + tmp = scan_read32(bus, 0, SSB_CHIPCO_CHIPSTAT); + bus->chipco.status = tmp; + } } else { if (bus->bustype == SSB_BUSTYPE_PCI) { bus->chip_id = pcidev_to_chipid(bus->host_pci); diff --git a/drivers/ssb/sprom.c b/drivers/ssb/sprom.c index d0e6762..4d44de4 100644 --- a/drivers/ssb/sprom.c +++ b/drivers/ssb/sprom.c @@ -175,3 +175,25 @@ const struct ssb_sprom *ssb_get_fallback_sprom(void) { return fallback_sprom; } + +bool ssb_is_sprom_available(struct ssb_bus *bus) +{ + /* status register only exists on chip_rev >= 11 */ + if (bus->chip_rev < 11) + return true; + + switch (bus->chip_id) { + case 0x4312: + return SSB_CHIPCO_CHST_4312_SPROM_PRESENT(bus->chipco.status); + case 0x4322: + return SSB_CHIPCO_CHST_4322_SPROM_PRESENT(bus->chipco.status); + case 0x4325: + return SSB_CHIPCO_CHST_4325_SPROM_PRESENT(bus->chipco.status); + default: + break; + } + if (bus->chip_rev >= 31) + return bus->chipco.capabilities & SSB_CHIPCO_CAP_SPROM; + + return true; +} diff --git a/include/linux/ssb/ssb.h b/include/linux/ssb/ssb.h index 24f9885..3b4da23 100644 --- a/include/linux/ssb/ssb.h +++ b/include/linux/ssb/ssb.h @@ -394,6 +394,9 @@ extern int ssb_bus_sdiobus_register(struct ssb_bus *bus, extern void ssb_bus_unregister(struct ssb_bus *bus); +/* Does the device have an SPROM? */ +extern bool ssb_is_sprom_available(struct ssb_bus *bus); + /* Set a fallback SPROM. * See kdoc at the function definition for complete documentation. */ extern int ssb_arch_set_fallback_sprom(const struct ssb_sprom *sprom); diff --git a/include/linux/ssb/ssb_driver_chipcommon.h b/include/linux/ssb/ssb_driver_chipcommon.h index 4e27acf..4e5726d 100644 --- a/include/linux/ssb/ssb_driver_chipcommon.h +++ b/include/linux/ssb/ssb_driver_chipcommon.h @@ -30,6 +30,7 @@ #define SSB_CHIPCO_CAP_UARTCLK_INT 0x00000008 /* UARTs are driven by internal divided clock */ #define SSB_CHIPCO_CAP_UARTGPIO 0x00000020 /* UARTs on GPIO 15-12 */ #define SSB_CHIPCO_CAP_EXTBUS 0x000000C0 /* External buses present */ +#define SSB_CHIPCO_CAP_SPROM 0x40000000 /* SPROM present */ #define SSB_CHIPCO_CAP_FLASHT 0x00000700 /* Flash Type */ #define SSB_CHIPCO_FLASHT_NONE 0x00000000 /* No flash */ #define SSB_CHIPCO_FLASHT_STSER 0x00000100 /* ST serial flash */ @@ -385,6 +386,7 @@ /** Chip specific Chip-Status register contents. */ +#define SSB_CHIPCO_CHST_4322_SPROM_EXISTS 0x00000040 /* SPROM present */ #define SSB_CHIPCO_CHST_4325_SPROM_OTP_SEL 0x00000003 #define SSB_CHIPCO_CHST_4325_DEFCIS_SEL 0 /* OTP is powered up, use def. CIS, no SPROM */ #define SSB_CHIPCO_CHST_4325_SPROM_SEL 1 /* OTP is powered up, SPROM is present */ @@ -398,6 +400,18 @@ #define SSB_CHIPCO_CHST_4325_RCAL_VALUE_SHIFT 4 #define SSB_CHIPCO_CHST_4325_PMUTOP_2B 0x00000200 /* 1 for 2b, 0 for to 2a */ +/** Macros to determine SPROM presence based on Chip-Status register. */ +#define SSB_CHIPCO_CHST_4312_SPROM_PRESENT(status) \ + ((status & SSB_CHIPCO_CHST_4325_SPROM_OTP_SEL) != \ + SSB_CHIPCO_CHST_4325_OTP_SEL) +#define SSB_CHIPCO_CHST_4322_SPROM_PRESENT(status) \ + (status & SSB_CHIPCO_CHST_4322_SPROM_EXISTS) +#define SSB_CHIPCO_CHST_4325_SPROM_PRESENT(status) \ + (((status & SSB_CHIPCO_CHST_4325_SPROM_OTP_SEL) != \ + SSB_CHIPCO_CHST_4325_DEFCIS_SEL) && \ + ((status & SSB_CHIPCO_CHST_4325_SPROM_OTP_SEL) != \ + SSB_CHIPCO_CHST_4325_OTP_SEL)) + /** Clockcontrol masks and values **/ @@ -564,6 +578,7 @@ struct ssb_chipcommon_pmu { struct ssb_chipcommon { struct ssb_device *dev; u32 capabilities; + u32 status; /* Fast Powerup Delay constant */ u16 fast_pwrup_delay; struct ssb_chipcommon_pmu pmu; -- 1.6.2.5