Received: by 2002:a05:6a10:d5a5:0:0:0:0 with SMTP id gn37csp1657318pxb; Thu, 7 Oct 2021 12:12:34 -0700 (PDT) X-Google-Smtp-Source: ABdhPJwm/kis+jwnjgpg2c+47tvtXzgYCqfuJdn8p1jUhAqauS4zq8fzk0YhwdAmxk7J+C58SQ6k X-Received: by 2002:a17:906:4c8c:: with SMTP id q12mr7605090eju.254.1633633954042; Thu, 07 Oct 2021 12:12:34 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1633633954; cv=none; d=google.com; s=arc-20160816; b=q46mVWsKVWATyPTR1X8W/8KLKW9IV7Q+B8CONKXKQ6TzkUBrjKjTaS/q94f1fn15Ut YEZaIYXMG+uYw+nzKiAUldFq740iSEMZBm7FeREWWI7057WCJeGQPq2hU1l/8YIerExS DUMKxqbFcGd9WZqCZez/haT839zykyHtvsefQWJ2IOJtbt+jNPJ5coZpmtbQFvfyZt2M nppvjm7HpzoMAmPwBJrWqHkkABj8c+k/EGEv3mhNHXVqmLAuBtKkf5msXR2B1U2m2p21 vQbVj1JL8ocsr8MwGHmnFPsu/rvIjMirLWyqOwo7QXUsvgesj1NLQsAC/PPGV4hqq4h3 3IlA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:mime-version:message-id:date:subject:cc:to:from; bh=v9GNqZgiv0k+cy2FQxjPawMLK3qoIMPCfRtC7tw+ns4=; b=M+JmeZ9rCdp+s2Th2SWcwIlPDnqwPGZrVUILALCCe3CUHYFRNg3fcXLiIhw92OdZYH 0cnHUb6moCQrdTN1fZcAIQgH9OcwwYARGvWrS8B043Ld7v88IcRqXhcXJzSFzHXPlw2n c4ZR6qGF7+O2PRklsuP5AKsIKXtuISU1o3QXj+SW5Jr1xJPkBlwOqzvrQEaQDadtw6Za Yit0FLGQyZtPkB5UeYsgrr/NJi6ISaXy6DtTEWednfZaCI/Ldp4FUHCH9xp0GR8WbUB+ OVTHSQ68owtY7PZdZBm2CCcXIknoy1ooRMAGVHtIaE2kXwQwy4NeW0D4EktIey9DcIaN Ng2g== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-wireless-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-wireless-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=mediatek.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id j16si152352eje.641.2021.10.07.12.12.14; Thu, 07 Oct 2021 12:12:33 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-wireless-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-wireless-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-wireless-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=mediatek.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S243883AbhJGTJW (ORCPT + 76 others); Thu, 7 Oct 2021 15:09:22 -0400 Received: from mailgw02.mediatek.com ([216.200.240.185]:48368 "EHLO mailgw02.mediatek.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S243799AbhJGTJQ (ORCPT ); Thu, 7 Oct 2021 15:09:16 -0400 X-UUID: eed2dd1c72cc4584af6dfb4ba13583b9-20211007 X-UUID: eed2dd1c72cc4584af6dfb4ba13583b9-20211007 Received: from mtkcas66.mediatek.inc [(172.29.193.44)] by mailgw02.mediatek.com (envelope-from ) (musrelay.mediatek.com ESMTP with TLSv1.2 ECDHE-RSA-AES256-SHA384 256/256) with ESMTP id 1307402486; Thu, 07 Oct 2021 12:07:20 -0700 Received: from mtkcas10.mediatek.inc (172.21.101.39) by MTKMBS62DR.mediatek.inc (172.29.94.18) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Thu, 7 Oct 2021 11:57:18 -0700 Received: from mtkswgap22.mediatek.inc (172.21.77.33) by mtkcas10.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1497.2 via Frontend Transport; Fri, 8 Oct 2021 02:57:12 +0800 From: To: , CC: , , , , , , , , , , , , , , , , , , , , , Subject: [PATCH] mt76: mt7921: add MU EDCA cmd support Date: Fri, 8 Oct 2021 02:57:11 +0800 Message-ID: <181a8f619a55c5a509c838d2ea5ec64641d4aa19.1633632336.git.objelf@gmail.com> X-Mailer: git-send-email 1.7.9.5 MIME-Version: 1.0 Content-Type: text/plain X-MTK: N Precedence: bulk List-ID: X-Mailing-List: linux-wireless@vger.kernel.org From: Sean Wang Add MU EDCA MCU command support to update MU AC parameter record field from the access point. Co-developed-by: Eric-SY Chang Signed-off-by: Eric-SY Chang Tested-by: Eric-SY Chang Signed-off-by: Sean Wang --- .../wireless/mediatek/mt76/mt76_connac_mcu.h | 1 + .../net/wireless/mediatek/mt76/mt7921/mcu.c | 56 ++++++++++++++++++- 2 files changed, 54 insertions(+), 3 deletions(-) diff --git a/drivers/net/wireless/mediatek/mt76/mt76_connac_mcu.h b/drivers/net/wireless/mediatek/mt76/mt76_connac_mcu.h index cb36dd39221c..0ce670d65673 100644 --- a/drivers/net/wireless/mediatek/mt76/mt76_connac_mcu.h +++ b/drivers/net/wireless/mediatek/mt76/mt76_connac_mcu.h @@ -563,6 +563,7 @@ enum { MCU_CMD_SCHED_SCAN_ENABLE = MCU_CE_PREFIX | 0x61, MCU_CMD_SCHED_SCAN_REQ = MCU_CE_PREFIX | 0x62, MCU_CMD_GET_NIC_CAPAB = MCU_CE_PREFIX | 0x8a, + MCU_CMD_SET_MU_EDCA_PARMS = MCU_CE_PREFIX | 0xb0, MCU_CMD_REG_WRITE = MCU_CE_PREFIX | 0xc0, MCU_CMD_REG_READ = MCU_CE_PREFIX | MCU_QUERY_MASK | 0xc0, MCU_CMD_CHIP_CONFIG = MCU_CE_PREFIX | 0xca, diff --git a/drivers/net/wireless/mediatek/mt76/mt7921/mcu.c b/drivers/net/wireless/mediatek/mt76/mt7921/mcu.c index 56fb7e54e283..53b2eaad2af7 100644 --- a/drivers/net/wireless/mediatek/mt76/mt7921/mcu.c +++ b/drivers/net/wireless/mediatek/mt76/mt7921/mcu.c @@ -974,7 +974,31 @@ int mt7921_mcu_set_tx(struct mt7921_dev *dev, struct ieee80211_vif *vif) .total = IEEE80211_NUM_ACS, }; struct mt7921_vif *mvif = (struct mt7921_vif *)vif->drv_priv; - int ac; + + struct mu_edca { + u8 cw_min; + u8 cw_max; + u8 aifsn; + u8 acm; + u8 timer; + u8 padding[3]; + }; + struct mt7921_mcu_mu_tx { + u8 ver; + u8 pad0; + u16 len; + u8 bss_idx; + u8 qos; + u8 wmm_idx; + u8 pad1; + struct mu_edca edca[IEEE80211_NUM_ACS]; + u8 pad3[32]; + } __packed req_mu = { + .bss_idx = mvif->mt76.idx, + .qos = vif->bss_conf.qos, + .wmm_idx = mvif->mt76.wmm_idx, + }; + int ac, ret; for (ac = 0; ac < IEEE80211_NUM_ACS; ac++) { struct ieee80211_tx_queue_params *q = &mvif->queue_params[ac]; @@ -995,8 +1019,34 @@ int mt7921_mcu_set_tx(struct mt7921_dev *dev, struct ieee80211_vif *vif) else e->cw_max = cpu_to_le16(10); } - return mt76_mcu_send_msg(&dev->mt76, MCU_EXT_CMD_EDCA_UPDATE, &req, - sizeof(req), true); + + ret = mt76_mcu_send_msg(&dev->mt76, MCU_EXT_CMD_EDCA_UPDATE, &req, + sizeof(req), true); + if (ret) + return ret; + + if (!vif->bss_conf.he_support) + return 0; + + for (ac = 0; ac < IEEE80211_NUM_ACS; ac++) { + struct ieee80211_he_mu_edca_param_ac_rec *q; + struct mu_edca *e; + int to_aci[] = {1, 0, 2, 3}; + + if (!mvif->queue_params[ac].mu_edca) + break; + + q = &mvif->queue_params[ac].mu_edca_param_rec; + e = &(req_mu.edca[to_aci[ac]]); + + e->cw_min = q->ecw_min_max & 0xf; + e->cw_max = (q->ecw_min_max & 0xf0) >> 4; + e->aifsn = q->aifsn; + e->timer = q->mu_edca_timer; + } + + return mt76_mcu_send_msg(&dev->mt76, MCU_CMD_SET_MU_EDCA_PARMS, &req_mu, + sizeof(req_mu), false); } int mt7921_mcu_set_chan_info(struct mt7921_phy *phy, int cmd) -- 2.25.1