This series adds the relavent DT bindings, new compatible string,
add support to EPF driver and add EP PCIe node in dtsi file for
ep pcie0 controller.
v8 -> v9:
- update author in "Add pci_epf_mhi_ prefix to the function" patch.
- add ack by and reviewed by tag in commit message.
v7 -> v8:
- Add new patch PCI: epf-mhi: Add "pci_epf_mhi_" prefix to the function
names
- Update PCI: epf-mhi: Add support for SA8775P patch on top of the new
patch and update commit message.
v6 -> v7:
- add reviewed by tag in commit message in all patches.
- update commit message in patch 2 as per comment.
- update reason for reusing PID in commit message.
v5 -> v6:
- update cover letter.
v4 -> v5:
- add maxItems to the respective field to constrain io space and
interrupt in all variants.
v3 -> v4:
- add maxItems field in dt bindings
- update comment in patch2
- dropped PHY driver patch as it is already applied [1]
- update comment in EPF driver patch
- update commect in dtsi and add iommus instead of iommu-map
[1] https://lore.kernel.org/all/[email protected]/
v2 -> v3:
- removed if/then schemas, added minItems for reg,
reg-bnames, interrupt and interrupt-names instead.
- adding qcom,sa8775p-pcie-ep compitable for sa8775p
as we have some specific change to add.
- reusing sm8450's pcs_misc num table as it is same as sa8775p.
used appropriate namespace for pcs.
- remove const from sa8775p_header as kernel test robot
throwing some warnings due to this.
- remove fallback compatiable as we are adding compatiable for sa8775p.
v1 -> v2:
- update description for dma
- Reusing qcom,sdx55-pcie-ep compatibe so remove compaitable
for sa8775p
- sort the defines in phy header file and remove extra defines
- add const in return type pci_epf_header and remove MHI_EPF_USE_DMA
flag as hdma patch is not ready
- add fallback compatiable as qcom,sdx55-pcie-ep, add iommu property
Manivannan Sadhasivam (1):
PCI: epf-mhi: Add "pci_epf_mhi_" prefix to the function names
Mrinmay Sarkar (4):
dt-bindings: PCI: qcom-ep: Add support for SA8775P SoC
PCI: qcom-ep: Add support for SA8775P SOC
PCI: epf-mhi: Add support for SA8775P
arm64: dts: qcom: sa8775p: Add ep pcie0 controller node
.../devicetree/bindings/pci/qcom,pcie-ep.yaml | 64 +++++++++++++++++++++-
arch/arm64/boot/dts/qcom/sa8775p.dtsi | 46 ++++++++++++++++
drivers/pci/controller/dwc/pcie-qcom-ep.c | 1 +
drivers/pci/endpoint/functions/pci-epf-mhi.c | 21 ++++++-
4 files changed, 128 insertions(+), 4 deletions(-)
--
2.7.4
Add support for Qualcomm Snapdragon SA8775P SoC to the EPF driver.
SA8775P is currently reusing the PID 0x0306 (the default one hardcoded
in the config space header) as the unique PID is not yet allocated.
But the host side stack works fine with the default PID. It will get
updated once the PID is finalized. Currently, it has no fixed PCI class,
so it is being advertised as "PCI_CLASS_OTHERS".
Signed-off-by: Mrinmay Sarkar <[email protected]>
Reviewed-by: Manivannan Sadhasivam <[email protected]>
---
drivers/pci/endpoint/functions/pci-epf-mhi.c | 17 +++++++++++++++++
1 file changed, 17 insertions(+)
diff --git a/drivers/pci/endpoint/functions/pci-epf-mhi.c b/drivers/pci/endpoint/functions/pci-epf-mhi.c
index 5b0515a..68801c2 100644
--- a/drivers/pci/endpoint/functions/pci-epf-mhi.c
+++ b/drivers/pci/endpoint/functions/pci-epf-mhi.c
@@ -114,6 +114,22 @@ static const struct pci_epf_mhi_ep_info sm8450_info = {
.flags = MHI_EPF_USE_DMA,
};
+static struct pci_epf_header sa8775p_header = {
+ .vendorid = PCI_VENDOR_ID_QCOM,
+ .deviceid = 0x0306, /* FIXME: Update deviceid for sa8775p EP */
+ .baseclass_code = PCI_CLASS_OTHERS,
+ .interrupt_pin = PCI_INTERRUPT_INTA,
+};
+
+static const struct pci_epf_mhi_ep_info sa8775p_info = {
+ .config = &mhi_v1_config,
+ .epf_header = &sa8775p_header,
+ .bar_num = BAR_0,
+ .epf_flags = PCI_BASE_ADDRESS_MEM_TYPE_32,
+ .msi_count = 32,
+ .mru = 0x8000,
+};
+
struct pci_epf_mhi {
const struct pci_epc_features *epc_features;
const struct pci_epf_mhi_ep_info *info;
@@ -677,6 +693,7 @@ static int pci_epf_mhi_probe(struct pci_epf *epf,
}
static const struct pci_epf_device_id pci_epf_mhi_ids[] = {
+ { .name = "pci_epf_mhi_sa8775p", .driver_data = (kernel_ulong_t)&sa8775p_info },
{ .name = "pci_epf_mhi_sdx55", .driver_data = (kernel_ulong_t)&sdx55_info },
{ .name = "pci_epf_mhi_sm8450", .driver_data = (kernel_ulong_t)&sm8450_info },
{},
--
2.7.4
Add devicetree bindings support for SA8775P SoC. It has DMA register
space and dma interrupt to support HDMA.
Signed-off-by: Mrinmay Sarkar <[email protected]>
Acked-by: Manivannan Sadhasivam <[email protected]>
Reviewed-by: Krzysztof Kozlowski <[email protected]>
---
.../devicetree/bindings/pci/qcom,pcie-ep.yaml | 64 +++++++++++++++++++++-
1 file changed, 62 insertions(+), 2 deletions(-)
diff --git a/Documentation/devicetree/bindings/pci/qcom,pcie-ep.yaml b/Documentation/devicetree/bindings/pci/qcom,pcie-ep.yaml
index a223ce0..46802f7 100644
--- a/Documentation/devicetree/bindings/pci/qcom,pcie-ep.yaml
+++ b/Documentation/devicetree/bindings/pci/qcom,pcie-ep.yaml
@@ -13,6 +13,7 @@ properties:
compatible:
oneOf:
- enum:
+ - qcom,sa8775p-pcie-ep
- qcom,sdx55-pcie-ep
- qcom,sm8450-pcie-ep
- items:
@@ -20,6 +21,7 @@ properties:
- const: qcom,sdx55-pcie-ep
reg:
+ minItems: 6
items:
- description: Qualcomm-specific PARF configuration registers
- description: DesignWare PCIe registers
@@ -27,8 +29,10 @@ properties:
- description: Address Translation Unit (ATU) registers
- description: Memory region used to map remote RC address space
- description: BAR memory region
+ - description: DMA register space
reg-names:
+ minItems: 6
items:
- const: parf
- const: dbi
@@ -36,13 +40,14 @@ properties:
- const: atu
- const: addr_space
- const: mmio
+ - const: dma
clocks:
- minItems: 7
+ minItems: 5
maxItems: 8
clock-names:
- minItems: 7
+ minItems: 5
maxItems: 8
qcom,perst-regs:
@@ -57,14 +62,18 @@ properties:
- description: Perst separation enable offset
interrupts:
+ minItems: 2
items:
- description: PCIe Global interrupt
- description: PCIe Doorbell interrupt
+ - description: DMA interrupt
interrupt-names:
+ minItems: 2
items:
- const: global
- const: doorbell
+ - const: dma
reset-gpios:
description: GPIO used as PERST# input signal
@@ -125,6 +134,10 @@ allOf:
- qcom,sdx55-pcie-ep
then:
properties:
+ reg:
+ maxItems: 6
+ reg-names:
+ maxItems: 6
clocks:
items:
- description: PCIe Auxiliary clock
@@ -143,6 +156,10 @@ allOf:
- const: slave_q2a
- const: sleep
- const: ref
+ interrupts:
+ maxItems: 2
+ interrupt-names:
+ maxItems: 2
- if:
properties:
@@ -152,6 +169,10 @@ allOf:
- qcom,sm8450-pcie-ep
then:
properties:
+ reg:
+ maxItems: 6
+ reg-names:
+ maxItems: 6
clocks:
items:
- description: PCIe Auxiliary clock
@@ -172,6 +193,45 @@ allOf:
- const: ref
- const: ddrss_sf_tbu
- const: aggre_noc_axi
+ interrupts:
+ maxItems: 2
+ interrupt-names:
+ maxItems: 2
+
+ - if:
+ properties:
+ compatible:
+ contains:
+ enum:
+ - qcom,sa8775p-pcie-ep
+ then:
+ properties:
+ reg:
+ minItems: 7
+ maxItems: 7
+ reg-names:
+ minItems: 7
+ maxItems: 7
+ clocks:
+ items:
+ - description: PCIe Auxiliary clock
+ - description: PCIe CFG AHB clock
+ - description: PCIe Master AXI clock
+ - description: PCIe Slave AXI clock
+ - description: PCIe Slave Q2A AXI clock
+ clock-names:
+ items:
+ - const: aux
+ - const: cfg
+ - const: bus_master
+ - const: bus_slave
+ - const: slave_q2a
+ interrupts:
+ minItems: 3
+ maxItems: 3
+ interrupt-names:
+ minItems: 3
+ maxItems: 3
unevaluatedProperties: false
--
2.7.4
Add support for SA8775P SoC to the Qualcomm PCIe Endpoint Controller
driver. Adding new compatible string as it has different set of clocks
compared to other SoCs.
Signed-off-by: Mrinmay Sarkar <[email protected]>
Reviewed-by: Manivannan Sadhasivam <[email protected]>
---
drivers/pci/controller/dwc/pcie-qcom-ep.c | 1 +
1 file changed, 1 insertion(+)
diff --git a/drivers/pci/controller/dwc/pcie-qcom-ep.c b/drivers/pci/controller/dwc/pcie-qcom-ep.c
index 9e58f05..3a53d97 100644
--- a/drivers/pci/controller/dwc/pcie-qcom-ep.c
+++ b/drivers/pci/controller/dwc/pcie-qcom-ep.c
@@ -875,6 +875,7 @@ static void qcom_pcie_ep_remove(struct platform_device *pdev)
}
static const struct of_device_id qcom_pcie_ep_match[] = {
+ { .compatible = "qcom,sa8775p-pcie-ep", },
{ .compatible = "qcom,sdx55-pcie-ep", },
{ .compatible = "qcom,sm8450-pcie-ep", },
{ }
--
2.7.4
Add ep pcie dtsi node for pcie0 controller found on sa8775p platform.
It supports gen4 and x2 link width. Limiting the speed to Gen3 due to
stability issues.
Signed-off-by: Mrinmay Sarkar <[email protected]>
Reviewed-by: Manivannan Sadhasivam <[email protected]>
---
arch/arm64/boot/dts/qcom/sa8775p.dtsi | 46 +++++++++++++++++++++++++++++++++++
1 file changed, 46 insertions(+)
diff --git a/arch/arm64/boot/dts/qcom/sa8775p.dtsi b/arch/arm64/boot/dts/qcom/sa8775p.dtsi
index 13dd44d..7eab458 100644
--- a/arch/arm64/boot/dts/qcom/sa8775p.dtsi
+++ b/arch/arm64/boot/dts/qcom/sa8775p.dtsi
@@ -3586,6 +3586,52 @@
status = "disabled";
};
+ pcie0_ep: pcie-ep@1c00000 {
+ compatible = "qcom,sa8775p-pcie-ep";
+ reg = <0x0 0x01c00000 0x0 0x3000>,
+ <0x0 0x40000000 0x0 0xf20>,
+ <0x0 0x40000f20 0x0 0xa8>,
+ <0x0 0x40001000 0x0 0x4000>,
+ <0x0 0x40200000 0x0 0x100000>,
+ <0x0 0x01c03000 0x0 0x1000>,
+ <0x0 0x40005000 0x0 0x2000>;
+ reg-names = "parf", "dbi", "elbi", "atu", "addr_space",
+ "mmio", "dma";
+
+ clocks = <&gcc GCC_PCIE_0_AUX_CLK>,
+ <&gcc GCC_PCIE_0_CFG_AHB_CLK>,
+ <&gcc GCC_PCIE_0_MSTR_AXI_CLK>,
+ <&gcc GCC_PCIE_0_SLV_AXI_CLK>,
+ <&gcc GCC_PCIE_0_SLV_Q2A_AXI_CLK>;
+
+ clock-names = "aux",
+ "cfg",
+ "bus_master",
+ "bus_slave",
+ "slave_q2a";
+
+ interrupts = <GIC_SPI 306 IRQ_TYPE_LEVEL_HIGH>,
+ <GIC_SPI 147 IRQ_TYPE_LEVEL_HIGH>,
+ <GIC_SPI 630 IRQ_TYPE_LEVEL_HIGH>;
+
+ interrupt-names = "global", "doorbell", "dma";
+
+ interconnects = <&pcie_anoc MASTER_PCIE_0 0 &mc_virt SLAVE_EBI1 0>,
+ <&gem_noc MASTER_APPSS_PROC 0 &config_noc SLAVE_PCIE_0 0>;
+ interconnect-names = "pcie-mem", "cpu-pcie";
+
+ iommus = <&pcie_smmu 0x0000 0x7f>;
+ resets = <&gcc GCC_PCIE_0_BCR>;
+ reset-names = "core";
+ power-domains = <&gcc PCIE_0_GDSC>;
+ phys = <&pcie0_phy>;
+ phy-names = "pciephy";
+ max-link-speed = <3>; /* FIXME: Limiting the Gen speed due to stability issues */
+ num-lanes = <2>;
+
+ status = "disabled";
+ };
+
pcie0_phy: phy@1c04000 {
compatible = "qcom,sa8775p-qmp-gen4x2-pcie-phy";
reg = <0x0 0x1c04000 0x0 0x2000>;
--
2.7.4
From: Manivannan Sadhasivam <[email protected]>
Without the prefix, the function name would appear as
"/sys/kernel/config/functions/{sdx55/sm8450}". This will be a problem if
multiple functions are supported for this endpoint device.
So let's add the "pci_epf_mhi_" prefix to identify _this_ function
uniquely. Even though it is an ABI breakage, this driver is not used
anywhere outside Qcom and myself to my knowledge. So it safe to change
the function name.
Signed-off-by: Manivannan Sadhasivam <[email protected]>
Signed-off-by: Mrinmay Sarkar <[email protected]>
---
drivers/pci/endpoint/functions/pci-epf-mhi.c | 4 ++--
1 file changed, 2 insertions(+), 2 deletions(-)
diff --git a/drivers/pci/endpoint/functions/pci-epf-mhi.c b/drivers/pci/endpoint/functions/pci-epf-mhi.c
index b7b9d3e..5b0515a 100644
--- a/drivers/pci/endpoint/functions/pci-epf-mhi.c
+++ b/drivers/pci/endpoint/functions/pci-epf-mhi.c
@@ -677,8 +677,8 @@ static int pci_epf_mhi_probe(struct pci_epf *epf,
}
static const struct pci_epf_device_id pci_epf_mhi_ids[] = {
- { .name = "sdx55", .driver_data = (kernel_ulong_t)&sdx55_info },
- { .name = "sm8450", .driver_data = (kernel_ulong_t)&sm8450_info },
+ { .name = "pci_epf_mhi_sdx55", .driver_data = (kernel_ulong_t)&sdx55_info },
+ { .name = "pci_epf_mhi_sm8450", .driver_data = (kernel_ulong_t)&sm8450_info },
{},
};
--
2.7.4
On Fri, Dec 01, 2023 at 05:36:11PM +0530, Mrinmay Sarkar wrote:
> This series adds the relavent DT bindings, new compatible string,
> add support to EPF driver and add EP PCIe node in dtsi file for
> ep pcie0 controller.
>
Waiting for the driver changes to be picked up, so that I can merge
patch 5 through the qcom tree. Are there any unresolved issues that I'm
failing to spot?
Regards,
Bjorn
> v8 -> v9:
> - update author in "Add pci_epf_mhi_ prefix to the function" patch.
> - add ack by and reviewed by tag in commit message.
>
> v7 -> v8:
> - Add new patch PCI: epf-mhi: Add "pci_epf_mhi_" prefix to the function
> names
> - Update PCI: epf-mhi: Add support for SA8775P patch on top of the new
> patch and update commit message.
>
> v6 -> v7:
> - add reviewed by tag in commit message in all patches.
> - update commit message in patch 2 as per comment.
> - update reason for reusing PID in commit message.
>
> v5 -> v6:
> - update cover letter.
>
> v4 -> v5:
> - add maxItems to the respective field to constrain io space and
> interrupt in all variants.
>
> v3 -> v4:
> - add maxItems field in dt bindings
> - update comment in patch2
> - dropped PHY driver patch as it is already applied [1]
> - update comment in EPF driver patch
> - update commect in dtsi and add iommus instead of iommu-map
>
> [1] https://lore.kernel.org/all/[email protected]/
>
> v2 -> v3:
> - removed if/then schemas, added minItems for reg,
> reg-bnames, interrupt and interrupt-names instead.
> - adding qcom,sa8775p-pcie-ep compitable for sa8775p
> as we have some specific change to add.
> - reusing sm8450's pcs_misc num table as it is same as sa8775p.
> used appropriate namespace for pcs.
> - remove const from sa8775p_header as kernel test robot
> throwing some warnings due to this.
> - remove fallback compatiable as we are adding compatiable for sa8775p.
>
> v1 -> v2:
> - update description for dma
> - Reusing qcom,sdx55-pcie-ep compatibe so remove compaitable
> for sa8775p
> - sort the defines in phy header file and remove extra defines
> - add const in return type pci_epf_header and remove MHI_EPF_USE_DMA
> flag as hdma patch is not ready
> - add fallback compatiable as qcom,sdx55-pcie-ep, add iommu property
>
>
> Manivannan Sadhasivam (1):
> PCI: epf-mhi: Add "pci_epf_mhi_" prefix to the function names
>
> Mrinmay Sarkar (4):
> dt-bindings: PCI: qcom-ep: Add support for SA8775P SoC
> PCI: qcom-ep: Add support for SA8775P SOC
> PCI: epf-mhi: Add support for SA8775P
> arm64: dts: qcom: sa8775p: Add ep pcie0 controller node
>
> .../devicetree/bindings/pci/qcom,pcie-ep.yaml | 64 +++++++++++++++++++++-
> arch/arm64/boot/dts/qcom/sa8775p.dtsi | 46 ++++++++++++++++
> drivers/pci/controller/dwc/pcie-qcom-ep.c | 1 +
> drivers/pci/endpoint/functions/pci-epf-mhi.c | 21 ++++++-
> 4 files changed, 128 insertions(+), 4 deletions(-)
>
> --
> 2.7.4
>
On Sat, Jan 27, 2024 at 08:58:17PM -0600, Bjorn Andersson wrote:
> On Fri, Dec 01, 2023 at 05:36:11PM +0530, Mrinmay Sarkar wrote:
> > This series adds the relavent DT bindings, new compatible string,
> > add support to EPF driver and add EP PCIe node in dtsi file for
> > ep pcie0 controller.
> >
>
> Waiting for the driver changes to be picked up, so that I can merge
> patch 5 through the qcom tree. Are there any unresolved issues that I'm
> failing to spot?
>
No, there are no issues. But they fail to catch the eye of maintainers during
the last merge window. I really hope that these will get picked for 6.9.
- Mani
> Regards,
> Bjorn
>
> > v8 -> v9:
> > - update author in "Add pci_epf_mhi_ prefix to the function" patch.
> > - add ack by and reviewed by tag in commit message.
> >
> > v7 -> v8:
> > - Add new patch PCI: epf-mhi: Add "pci_epf_mhi_" prefix to the function
> > names
> > - Update PCI: epf-mhi: Add support for SA8775P patch on top of the new
> > patch and update commit message.
> >
> > v6 -> v7:
> > - add reviewed by tag in commit message in all patches.
> > - update commit message in patch 2 as per comment.
> > - update reason for reusing PID in commit message.
> >
> > v5 -> v6:
> > - update cover letter.
> >
> > v4 -> v5:
> > - add maxItems to the respective field to constrain io space and
> > interrupt in all variants.
> >
> > v3 -> v4:
> > - add maxItems field in dt bindings
> > - update comment in patch2
> > - dropped PHY driver patch as it is already applied [1]
> > - update comment in EPF driver patch
> > - update commect in dtsi and add iommus instead of iommu-map
> >
> > [1] https://lore.kernel.org/all/[email protected]/
> >
> > v2 -> v3:
> > - removed if/then schemas, added minItems for reg,
> > reg-bnames, interrupt and interrupt-names instead.
> > - adding qcom,sa8775p-pcie-ep compitable for sa8775p
> > as we have some specific change to add.
> > - reusing sm8450's pcs_misc num table as it is same as sa8775p.
> > used appropriate namespace for pcs.
> > - remove const from sa8775p_header as kernel test robot
> > throwing some warnings due to this.
> > - remove fallback compatiable as we are adding compatiable for sa8775p.
> >
> > v1 -> v2:
> > - update description for dma
> > - Reusing qcom,sdx55-pcie-ep compatibe so remove compaitable
> > for sa8775p
> > - sort the defines in phy header file and remove extra defines
> > - add const in return type pci_epf_header and remove MHI_EPF_USE_DMA
> > flag as hdma patch is not ready
> > - add fallback compatiable as qcom,sdx55-pcie-ep, add iommu property
> >
> >
> > Manivannan Sadhasivam (1):
> > PCI: epf-mhi: Add "pci_epf_mhi_" prefix to the function names
> >
> > Mrinmay Sarkar (4):
> > dt-bindings: PCI: qcom-ep: Add support for SA8775P SoC
> > PCI: qcom-ep: Add support for SA8775P SOC
> > PCI: epf-mhi: Add support for SA8775P
> > arm64: dts: qcom: sa8775p: Add ep pcie0 controller node
> >
> > .../devicetree/bindings/pci/qcom,pcie-ep.yaml | 64 +++++++++++++++++++++-
> > arch/arm64/boot/dts/qcom/sa8775p.dtsi | 46 ++++++++++++++++
> > drivers/pci/controller/dwc/pcie-qcom-ep.c | 1 +
> > drivers/pci/endpoint/functions/pci-epf-mhi.c | 21 ++++++-
> > 4 files changed, 128 insertions(+), 4 deletions(-)
> >
> > --
> > 2.7.4
> >
--
மணிவண்ணன் சதாசிவம்
On Fri, Dec 01, 2023 at 05:36:11PM +0530, Mrinmay Sarkar wrote:
> This series adds the relavent DT bindings, new compatible string,
> add support to EPF driver and add EP PCIe node in dtsi file for
> ep pcie0 controller.
>
Applied patches 3 and 4 to pci/endpoint!
- Mani
> v8 -> v9:
> - update author in "Add pci_epf_mhi_ prefix to the function" patch.
> - add ack by and reviewed by tag in commit message.
>
> v7 -> v8:
> - Add new patch PCI: epf-mhi: Add "pci_epf_mhi_" prefix to the function
> names
> - Update PCI: epf-mhi: Add support for SA8775P patch on top of the new
> patch and update commit message.
>
> v6 -> v7:
> - add reviewed by tag in commit message in all patches.
> - update commit message in patch 2 as per comment.
> - update reason for reusing PID in commit message.
>
> v5 -> v6:
> - update cover letter.
>
> v4 -> v5:
> - add maxItems to the respective field to constrain io space and
> interrupt in all variants.
>
> v3 -> v4:
> - add maxItems field in dt bindings
> - update comment in patch2
> - dropped PHY driver patch as it is already applied [1]
> - update comment in EPF driver patch
> - update commect in dtsi and add iommus instead of iommu-map
>
> [1] https://lore.kernel.org/all/[email protected]/
>
> v2 -> v3:
> - removed if/then schemas, added minItems for reg,
> reg-bnames, interrupt and interrupt-names instead.
> - adding qcom,sa8775p-pcie-ep compitable for sa8775p
> as we have some specific change to add.
> - reusing sm8450's pcs_misc num table as it is same as sa8775p.
> used appropriate namespace for pcs.
> - remove const from sa8775p_header as kernel test robot
> throwing some warnings due to this.
> - remove fallback compatiable as we are adding compatiable for sa8775p.
>
> v1 -> v2:
> - update description for dma
> - Reusing qcom,sdx55-pcie-ep compatibe so remove compaitable
> for sa8775p
> - sort the defines in phy header file and remove extra defines
> - add const in return type pci_epf_header and remove MHI_EPF_USE_DMA
> flag as hdma patch is not ready
> - add fallback compatiable as qcom,sdx55-pcie-ep, add iommu property
>
>
> Manivannan Sadhasivam (1):
> PCI: epf-mhi: Add "pci_epf_mhi_" prefix to the function names
>
> Mrinmay Sarkar (4):
> dt-bindings: PCI: qcom-ep: Add support for SA8775P SoC
> PCI: qcom-ep: Add support for SA8775P SOC
> PCI: epf-mhi: Add support for SA8775P
> arm64: dts: qcom: sa8775p: Add ep pcie0 controller node
>
> .../devicetree/bindings/pci/qcom,pcie-ep.yaml | 64 +++++++++++++++++++++-
> arch/arm64/boot/dts/qcom/sa8775p.dtsi | 46 ++++++++++++++++
> drivers/pci/controller/dwc/pcie-qcom-ep.c | 1 +
> drivers/pci/endpoint/functions/pci-epf-mhi.c | 21 ++++++-
> 4 files changed, 128 insertions(+), 4 deletions(-)
>
> --
> 2.7.4
>
>
--
மணிவண்ணன் சதாசிவம்
On 2/16/2024 4:22 PM, Manivannan Sadhasivam wrote:
> On Fri, Dec 01, 2023 at 05:36:11PM +0530, Mrinmay Sarkar wrote:
>> This series adds the relavent DT bindings, new compatible string,
>> add support to EPF driver and add EP PCIe node in dtsi file for
>> ep pcie0 controller.
>>
> Applied patches 3 and 4 to pci/endpoint!
>
> - Mani
>
>> v8 -> v9:
>> - update author in "Add pci_epf_mhi_ prefix to the function" patch.
>> - add ack by and reviewed by tag in commit message.
>>
>> v7 -> v8:
>> - Add new patch PCI: epf-mhi: Add "pci_epf_mhi_" prefix to the function
>> names
>> - Update PCI: epf-mhi: Add support for SA8775P patch on top of the new
>> patch and update commit message.
>>
>> v6 -> v7:
>> - add reviewed by tag in commit message in all patches.
>> - update commit message in patch 2 as per comment.
>> - update reason for reusing PID in commit message.
>>
>> v5 -> v6:
>> - update cover letter.
>>
>> v4 -> v5:
>> - add maxItems to the respective field to constrain io space and
>> interrupt in all variants.
>>
>> v3 -> v4:
>> - add maxItems field in dt bindings
>> - update comment in patch2
>> - dropped PHY driver patch as it is already applied [1]
>> - update comment in EPF driver patch
>> - update commect in dtsi and add iommus instead of iommu-map
>>
>> [1] https://lore.kernel.org/all/[email protected]/
>>
>> v2 -> v3:
>> - removed if/then schemas, added minItems for reg,
>> reg-bnames, interrupt and interrupt-names instead.
>> - adding qcom,sa8775p-pcie-ep compitable for sa8775p
>> as we have some specific change to add.
>> - reusing sm8450's pcs_misc num table as it is same as sa8775p.
>> used appropriate namespace for pcs.
>> - remove const from sa8775p_header as kernel test robot
>> throwing some warnings due to this.
>> - remove fallback compatiable as we are adding compatiable for sa8775p.
>>
>> v1 -> v2:
>> - update description for dma
>> - Reusing qcom,sdx55-pcie-ep compatibe so remove compaitable
>> for sa8775p
>> - sort the defines in phy header file and remove extra defines
>> - add const in return type pci_epf_header and remove MHI_EPF_USE_DMA
>> flag as hdma patch is not ready
>> - add fallback compatiable as qcom,sdx55-pcie-ep, add iommu property
>>
>>
>> Manivannan Sadhasivam (1):
>> PCI: epf-mhi: Add "pci_epf_mhi_" prefix to the function names
>>
>> Mrinmay Sarkar (4):
>> dt-bindings: PCI: qcom-ep: Add support for SA8775P SoC
>> PCI: qcom-ep: Add support for SA8775P SOC
>> PCI: epf-mhi: Add support for SA8775P
>> arm64: dts: qcom: sa8775p: Add ep pcie0 controller node
>>
>> .../devicetree/bindings/pci/qcom,pcie-ep.yaml | 64 +++++++++++++++++++++-
>> arch/arm64/boot/dts/qcom/sa8775p.dtsi | 46 ++++++++++++++++
>> drivers/pci/controller/dwc/pcie-qcom-ep.c | 1 +
>> drivers/pci/endpoint/functions/pci-epf-mhi.c | 21 ++++++-
>> 4 files changed, 128 insertions(+), 4 deletions(-)
>>
>> --
>> 2.7.4
Thanks for applying patches 3 and 4.
Seems like patches 1,2 and 5 are yet to apply on linux-next.
Please help me by applying those patches.
Thanks,
Mrinmay
>>
>>