2020-06-10 11:41:53

by Matthias Schiffer

[permalink] [raw]
Subject: [PATCH] clk: qoriq: add LS1021A core pll mux options

From: Michael Krummsdorf <[email protected]>

This allows to clock the cores with 1 GHz, 500 MHz and 250 MHz.

Signed-off-by: Michael Krummsdorf <[email protected]>
Signed-off-by: Matthias Schiffer <[email protected]>
---
drivers/clk/clk-qoriq.c | 10 +++++++++-
1 file changed, 9 insertions(+), 1 deletion(-)

diff --git a/drivers/clk/clk-qoriq.c b/drivers/clk/clk-qoriq.c
index 374afcab89af..5942e9874bc0 100644
--- a/drivers/clk/clk-qoriq.c
+++ b/drivers/clk/clk-qoriq.c
@@ -244,6 +244,14 @@ static const struct clockgen_muxinfo clockgen2_cmux_cgb = {
},
};

+static const struct clockgen_muxinfo ls1021a_cmux = {
+ {
+ { CLKSEL_VALID, CGA_PLL1, PLL_DIV1 },
+ { CLKSEL_VALID, CGA_PLL1, PLL_DIV2 },
+ { CLKSEL_VALID, CGA_PLL1, PLL_DIV4 },
+ }
+};
+
static const struct clockgen_muxinfo ls1028a_hwa1 = {
{
{ CLKSEL_VALID, PLATFORM_PLL, PLL_DIV1 },
@@ -577,7 +585,7 @@ static const struct clockgen_chipinfo chipinfo[] = {
{
.compat = "fsl,ls1021a-clockgen",
.cmux_groups = {
- &t1023_cmux
+ &ls1021a_cmux
},
.cmux_to_group = {
0, -1
--
2.17.1


2020-07-28 01:28:14

by Stephen Boyd

[permalink] [raw]
Subject: Re: [PATCH] clk: qoriq: add LS1021A core pll mux options

Quoting Matthias Schiffer (2020-06-10 04:38:37)
> From: Michael Krummsdorf <[email protected]>
>
> This allows to clock the cores with 1 GHz, 500 MHz and 250 MHz.
>
> Signed-off-by: Michael Krummsdorf <[email protected]>
> Signed-off-by: Matthias Schiffer <[email protected]>
> ---

Applied to clk-next