On the 32-bit Amlogic Meson8/8b/8m2 SoCs we run into a problem with the
fast HDMI PLL and it's OD (post-dividers). This clock tree can run at
up to approx. 3GHz.
This however causes a problem, because these rates require BIT(31) to
be usable. Unfortunately this is not the case with clk_ops.round_rate
on 32-bit systems. BIT(31) is reserved for the sign (+ or -).
clk_ops.determine_rate does not suffer from this limitation. It uses
an int to signal any errors and can then take all available 32 bits for
the clock rate.
Changes since v1 from [0]:
- reworked the first patch so the the existing
divider_{ro_}round_rate_parent implementations are using the new
divider_{ro_}determine_rate implementations to avoid code duplication
(thanks Jerome for the suggestion)
- added a patch to switch the default clk_divider_{ro_}ops to use
.determine_rate instead of .round_rate as suggested by Jerome
(thanks)
- dropped a patch for the Meson PLL ops as these are independent from
the divider patches and Jerome has applied that one directly (thanks)
- added Jerome's Reviewed-by to the meson clk-regmap patch (thanks!)
- dropped the RFC prefix
Changes since v2 from [1]:
- Added Jerome's Reviewed-by to patches 1 and 2 (thank you!)
- fixed typo in the cover letter (availble -> available)
[0] https://patchwork.kernel.org/project/linux-clk/cover/[email protected]/
[1] https://patchwork.kernel.org/project/linux-clk/cover/[email protected]/
Martin Blumenstingl (3):
clk: divider: Add re-usable determine_rate implementations
clk: divider: Switch from .round_rate to .determine_rate by default
clk: meson: regmap: switch to determine_rate for the dividers
drivers/clk/clk-divider.c | 93 +++++++++++++++++++++++++---------
drivers/clk/meson/clk-regmap.c | 19 ++++---
include/linux/clk-provider.h | 6 +++
3 files changed, 85 insertions(+), 33 deletions(-)
--
2.32.0