2023-08-24 14:41:04

by Zhifeng Tang

[permalink] [raw]
Subject: [PATCH V2] clk: sprd: Fix thm_parents incorrect configuration

The thm*_clk have two clock sources 32k and 250k,excluding 32m.

Fixes: af3bd36573e3 ("clk: sprd: Add clocks support for UMS512")
Signed-off-by: Zhifeng Tang <[email protected]>
Acked-by: Chunyan Zhang <[email protected]>
Reviewed-by: Baolin Wang <[email protected]>
---
V2: add Fixes tag.
---
drivers/clk/sprd/ums512-clk.c | 2 +-
1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/drivers/clk/sprd/ums512-clk.c b/drivers/clk/sprd/ums512-clk.c
index fc25bdd85e4e..f43bb10bd5ae 100644
--- a/drivers/clk/sprd/ums512-clk.c
+++ b/drivers/clk/sprd/ums512-clk.c
@@ -800,7 +800,7 @@ static SPRD_MUX_CLK_DATA(uart1_clk, "uart1-clk", uart_parents,
0x250, 0, 3, UMS512_MUX_FLAG);

static const struct clk_parent_data thm_parents[] = {
- { .fw_name = "ext-32m" },
+ { .fw_name = "ext-32k" },
{ .hw = &clk_250k.hw },
};
static SPRD_MUX_CLK_DATA(thm0_clk, "thm0-clk", thm_parents,
--
2.17.1



2023-09-11 21:58:56

by Stephen Boyd

[permalink] [raw]
Subject: Re: [PATCH V2] clk: sprd: Fix thm_parents incorrect configuration

Quoting Zhifeng Tang (2023-08-24 02:26:24)
> The thm*_clk have two clock sources 32k and 250k,excluding 32m.
>
> Fixes: af3bd36573e3 ("clk: sprd: Add clocks support for UMS512")
> Signed-off-by: Zhifeng Tang <[email protected]>
> Acked-by: Chunyan Zhang <[email protected]>
> Reviewed-by: Baolin Wang <[email protected]>
> ---

Applied to clk-fixes