On 8/29/18 5:32 PM, Manivannan Sadhasivam wrote:
> On Wed, Aug 29, 2018 at 10:24:10AM +0200, Saravanan Sekar wrote:
>> pad control for s900 and s700 are differs in number of
>> pull control configuraions
>> s900 has 4 pull controls - high impedence, pull up, pull down, repeater
>> s700, s500 has 2 pull controls - pull up and pull down
>>
>> so pad control configuration has to SoC specific, moved out from pinctrl
>> common to s700, s900 specific.
>>
>
> This patch is not adding anything for S700 so no need to mention it in
> last line.

Agreed!

>
>> Signed-off-by: Parthiban Nallathambi <[email protected]>
>> Signed-off-by: Saravanan Sekar <[email protected]>
>> ---
>> drivers/pinctrl/actions/pinctrl-owl.c | 64 +++++----------------------------
>> drivers/pinctrl/actions/pinctrl-owl.h | 13 ++++---
>> drivers/pinctrl/actions/pinctrl-s900.c | 66 +++++++++++++++++++++++++++++++++-
>> 3 files changed, 79 insertions(+), 64 deletions(-)
>>
>> diff --git a/drivers/pinctrl/actions/pinctrl-owl.c b/drivers/pinctrl/actions/pinctrl-owl.c
>> index 9d18c02f192b..cc242d6a47c3 100644
>> --- a/drivers/pinctrl/actions/pinctrl-owl.c
>> +++ b/drivers/pinctrl/actions/pinctrl-owl.c
>> @@ -246,60 +246,6 @@ static int owl_pad_pinconf_reg(const struct owl_padinfo *info,
>> return 0;
>> }
>>
>> -static int owl_pad_pinconf_arg2val(const struct owl_padinfo *info,
>> - unsigned int param,
>> - u32 *arg)
>> -{
>> - switch (param) {
>> - case PIN_CONFIG_BIAS_BUS_HOLD:
>> - *arg = OWL_PINCONF_PULL_HOLD;
>> - break;
>> - case PIN_CONFIG_BIAS_HIGH_IMPEDANCE:
>> - *arg = OWL_PINCONF_PULL_HIZ;
>> - break;
>> - case PIN_CONFIG_BIAS_PULL_DOWN:
>> - *arg = OWL_PINCONF_PULL_DOWN;
>> - break;
>> - case PIN_CONFIG_BIAS_PULL_UP:
>> - *arg = OWL_PINCONF_PULL_UP;
>> - break;
>> - case PIN_CONFIG_INPUT_SCHMITT_ENABLE:
>> - *arg = (*arg >= 1 ? 1 : 0);
>> - break;
>> - default:
>> - return -ENOTSUPP;
>> - }
>> -
>> - return 0;
>> -}
>> -
>> -static int owl_pad_pinconf_val2arg(const struct owl_padinfo *padinfo,
>> - unsigned int param,
>> - u32 *arg)
>> -{
>> - switch (param) {
>> - case PIN_CONFIG_BIAS_BUS_HOLD:
>> - *arg = *arg == OWL_PINCONF_PULL_HOLD;
>> - break;
>> - case PIN_CONFIG_BIAS_HIGH_IMPEDANCE:
>> - *arg = *arg == OWL_PINCONF_PULL_HIZ;
>> - break;
>> - case PIN_CONFIG_BIAS_PULL_DOWN:
>> - *arg = *arg == OWL_PINCONF_PULL_DOWN;
>> - break;
>> - case PIN_CONFIG_BIAS_PULL_UP:
>> - *arg = *arg == OWL_PINCONF_PULL_UP;
>> - break;
>> - case PIN_CONFIG_INPUT_SCHMITT_ENABLE:
>> - *arg = *arg == 1;
>> - break;
>> - default:
>> - return -ENOTSUPP;
>> - }
>> -
>> - return 0;
>> -}
>> -
>> static int owl_pin_config_get(struct pinctrl_dev *pctrldev,
>> unsigned int pin,
>> unsigned long *config)
>> @@ -318,7 +264,10 @@ static int owl_pin_config_get(struct pinctrl_dev *pctrldev,
>>
>> arg = owl_read_field(pctrl, reg, bit, width);
>>
>> - ret = owl_pad_pinconf_val2arg(info, param, &arg);
>> + if (!pctrl->soc->padctl_val2arg)
>> + return -ENOTSUPP;
>> +
>> + ret = pctrl->soc->padctl_val2arg(info, param, &arg);
>> if (ret)
>> return ret;
>>
>> @@ -349,7 +298,10 @@ static int owl_pin_config_set(struct pinctrl_dev *pctrldev,
>> if (ret)
>> return ret;
>>
>> - ret = owl_pad_pinconf_arg2val(info, param, &arg);
>> + if (!pctrl->soc->padctl_arg2val)
>> + return -ENOTSUPP;
>> +
>> + ret = pctrl->soc->padctl_arg2val(info, param, &arg);
>> if (ret)
>> return ret;
>>
>> diff --git a/drivers/pinctrl/actions/pinctrl-owl.h b/drivers/pinctrl/actions/pinctrl-owl.h
>> index 31cc33d7c4a5..dae2e8363fd5 100644
>> --- a/drivers/pinctrl/actions/pinctrl-owl.h
>> +++ b/drivers/pinctrl/actions/pinctrl-owl.h
>> @@ -145,13 +145,6 @@
>> .shared_ctl_offset = _share, \
>> }
>>
>> -enum owl_pinconf_pull {
>> - OWL_PINCONF_PULL_HIZ,
>> - OWL_PINCONF_PULL_DOWN,
>> - OWL_PINCONF_PULL_UP,
>> - OWL_PINCONF_PULL_HOLD,
>> -};
>> -
>> enum owl_pinconf_drv {
>> OWL_PINCONF_DRV_2MA,
>> OWL_PINCONF_DRV_4MA,
>> @@ -305,6 +298,12 @@ struct owl_pinctrl_soc_data {
>> unsigned int ngpios;
>> const struct owl_gpio_port *ports;
>> unsigned int nports;
>> + int (*padctl_val2arg)(const struct owl_padinfo *padinfo,
>> + unsigned int param,
>> + u32 *arg);
>> + int (*padctl_arg2val)(const struct owl_padinfo *info,
>> + unsigned int param,
>> + u32 *arg);
>> };
>>
>> int owl_pinctrl_probe(struct platform_device *pdev,
>> diff --git a/drivers/pinctrl/actions/pinctrl-s900.c b/drivers/pinctrl/actions/pinctrl-s900.c
>> index 0597009d8369..2e19fecbe5e9 100644
>> --- a/drivers/pinctrl/actions/pinctrl-s900.c
>> +++ b/drivers/pinctrl/actions/pinctrl-s900.c
>> @@ -13,6 +13,7 @@
>> #include <linux/of.h>
>> #include <linux/platform_device.h>
>> #include <linux/pinctrl/pinctrl.h>
>> +#include <linux/pinctrl/pinconf-generic.h>
>> #include "pinctrl-owl.h"
>>
>> /* Pinctrl registers offset */
>> @@ -1717,6 +1718,67 @@ static const struct owl_gpio_port s900_gpio_ports[] = {
>> OWL_GPIO_PORT(F, 0x00F0, 8, 0x0, 0x4, 0x8, 0x460, 0x140, 0x144, 0x178, 0)
>> };
>>
>> +enum owl_pinconf_pull {
>
> Since this enum is SoC specific, it could be s900_pinconf_pull.

Agreed!

Thanks,
Parthi

>
> Regards,
> Mani
>
>> + OWL_PINCONF_PULL_HIZ,
>> + OWL_PINCONF_PULL_DOWN,
>> + OWL_PINCONF_PULL_UP,
>> + OWL_PINCONF_PULL_HOLD,
>> +};
>> +
>> +static int s900_pad_pinconf_arg2val(const struct owl_padinfo *info,
>> + unsigned int param,
>> + u32 *arg)
>> +{
>> + switch (param) {
>> + case PIN_CONFIG_BIAS_BUS_HOLD:
>> + *arg = OWL_PINCONF_PULL_HOLD;
>> + break;
>> + case PIN_CONFIG_BIAS_HIGH_IMPEDANCE:
>> + *arg = OWL_PINCONF_PULL_HIZ;
>> + break;
>> + case PIN_CONFIG_BIAS_PULL_DOWN:
>> + *arg = OWL_PINCONF_PULL_DOWN;
>> + break;
>> + case PIN_CONFIG_BIAS_PULL_UP:
>> + *arg = OWL_PINCONF_PULL_UP;
>> + break;
>> + case PIN_CONFIG_INPUT_SCHMITT_ENABLE:
>> + *arg = (*arg >= 1 ? 1 : 0);
>> + break;
>> + default:
>> + return -ENOTSUPP;
>> + }
>> +
>> + return 0;
>> +}
>> +
>> +static int s900_pad_pinconf_val2arg(const struct owl_padinfo *padinfo,
>> + unsigned int param,
>> + u32 *arg)
>> +{
>> + switch (param) {
>> + case PIN_CONFIG_BIAS_BUS_HOLD:
>> + *arg = *arg == OWL_PINCONF_PULL_HOLD;
>> + break;
>> + case PIN_CONFIG_BIAS_HIGH_IMPEDANCE:
>> + *arg = *arg == OWL_PINCONF_PULL_HIZ;
>> + break;
>> + case PIN_CONFIG_BIAS_PULL_DOWN:
>> + *arg = *arg == OWL_PINCONF_PULL_DOWN;
>> + break;
>> + case PIN_CONFIG_BIAS_PULL_UP:
>> + *arg = *arg == OWL_PINCONF_PULL_UP;
>> + break;
>> + case PIN_CONFIG_INPUT_SCHMITT_ENABLE:
>> + *arg = *arg == 1;
>> + break;
>> + default:
>> + return -ENOTSUPP;
>> + }
>> +
>> + return 0;
>> +}
>> +
>> static struct owl_pinctrl_soc_data s900_pinctrl_data = {
>> .padinfo = s900_padinfo,
>> .pins = (const struct pinctrl_pin_desc *)s900_pads,
>> @@ -1727,7 +1789,9 @@ static struct owl_pinctrl_soc_data s900_pinctrl_data = {
>> .ngroups = ARRAY_SIZE(s900_groups),
>> .ngpios = NUM_GPIOS,
>> .ports = s900_gpio_ports,
>> - .nports = ARRAY_SIZE(s900_gpio_ports)
>> + .nports = ARRAY_SIZE(s900_gpio_ports),
>> + .padctl_arg2val = s900_pad_pinconf_arg2val,
>> + .padctl_val2arg = s900_pad_pinconf_val2arg,
>> };
>>
>> static int s900_pinctrl_probe(struct platform_device *pdev)
>> --
>> 2.14.4
>>
>

--
Thanks,
Parthiban N

DENX Software Engineering GmbH, Managing Director: Wolfgang Denk
HRB 165235 Munich, Office: Kirchenstr.5, D-82194 Groebenzell, Germany
Phone: (+49)-8142-66989-22 Fax: (+49)-8142-66989-80 Email: [email protected]

2018-11-12 16:34:08

by Parthiban Nallathambi

[permalink] [raw]

Subject: Re: [PATCH v5 3/5] dt-bindings: pinctrl: Add bindings for Actions Semi S700 SoC

On 9/4/18 8:57 PM, Saravanan Sekar wrote:
>
>
> On 08/29/18 17:50, Manivannan Sadhasivam wrote:
>> On Wed, Aug 29, 2018 at 10:24:11AM +0200, Saravanan Sekar wrote:
>>> Add pinctrl and pio bindings for Actions Semi S700 SoC.
>>>
>>> Signed-off-by: Parthiban Nallathambi <[email protected]>
>>> Signed-off-by: Saravanan Sekar <[email protected]>
>>> Reviewed-by: Rob Herring <[email protected]>
>>> ---
>>> .../bindings/pinctrl/actions,s700-pinctrl.txt      | 170
>>> +++++++++++++++++++++
>>> 1 file changed, 170 insertions(+)
>>> create mode 100644
>>> Documentation/devicetree/bindings/pinctrl/actions,s700-pinctrl.txt
>>>
>>> diff --git
>>> a/Documentation/devicetree/bindings/pinctrl/actions,s700-pinctrl.txt
>>> b/Documentation/devicetree/bindings/pinctrl/actions,s700-pinctrl.txt
>>> new file mode 100644
>>> index 000000000000..ceed32e836b1
>>> --- /dev/null
>>> +++ b/Documentation/devicetree/bindings/pinctrl/actions,s700-pinctrl.txt
>>> @@ -0,0 +1,170 @@
>>> +Actions Semi S700 Pin Controller
>>> +
>>> +This binding describes the pin controller found in the S700 SoC.
>>> +
>>> +Required Properties:
>>> +
>>> +- compatible:   Should be "actions,s700-pinctrl"
>>> +- reg:          Should contain the register base address and size of
>>> +        the pin controller.
>>> +- clocks:       phandle of the clock feeding the pin controller
>>> +- gpio-controller: Marks the device node as a GPIO controller.
>>> +- gpio-ranges: Specifies the mapping between gpio controller and
>>> +               pin-controller pins.
>>> +- #gpio-cells: Should be two. The first cell is the gpio pin number
>>> +        and the second cell is used for optional parameters.
>>> +- interrupt-controller: Marks the device node as an interrupt
>>> controller.
>>> +- #interrupt-cells: Specifies the number of cells needed to encode an
>>> +        interrupt. Shall be set to 2. The first cell
>>> +        defines the interrupt number, the second encodes
>>> +        the trigger flags described in
>>> +        bindings/interrupt-controller/interrupts.txt
>>> +- interrupts: The interrupt outputs from the controller. There is
>>> one GPIO
>>> +              interrupt per GPIO bank. The number of interrupts
>>> listed depends
>>> +              on the number of GPIO banks on the SoC. The interrupts
>>> must be
>>> +              ordered by bank, starting with bank 0.
>>> +
>>> +Please refer to pinctrl-bindings.txt in this directory for details
>>> of the
>>> +common pinctrl bindings used by client devices, including the
>>> meaning of the
>>> +phrase "pin configuration node".
>>> +
>>> +The pin configuration nodes act as a container for an arbitrary
>>> number of
>>> +subnodes. Each of these subnodes represents some desired
>>> configuration for a
>>> +pin, a group, or a list of pins or groups. This configuration can
>>> include the
>>> +mux function to select on those group(s), and various pin configuration
>>> +parameters, such as pull-up, drive strength, etc.
>>> +
>>> +PIN CONFIGURATION NODES:
>>> +
>>> +The name of each subnode is not important; all subnodes should be
>>> enumerated
>>> +and processed purely based on their content.
>>> +
>>> +Each subnode only affects those parameters that are explicitly
>>> listed. In
>>> +other words, a subnode that lists a mux function but no pin
>>> configuration
>>> +parameters implies no information about any pin configuration
>>> parameters.
>>> +Similarly, a pin subnode that describes a pullup parameter implies no
>>> +information about e.g. the mux function.
>>> +
>>> +Pinmux functions are available only for the pin groups while pinconf
>>> +parameters are available for both pin groups and individual pins.
>>> +
>>> +The following generic properties as defined in pinctrl-bindings.txt
>>> are valid
>>> +to specify in a pin configuration subnode:
>>> +
>>> +Required Properties:
>>> +
>>> +- pins:        An array of strings, each string containing the name
>>> of a pin.
>>> +        These pins are used for selecting the pull control and schmitt
>>> +        trigger parameters. The following are the list of pins
>>> +        available:
>>> +
>>> +        eth_txd0, eth_txd1, eth_txd2, eth_txd3, eth_txen, eth_rxer,
>>> +        eth_crs_dv, eth_rxd1, eth_rxd0, eth_rxd2, eth_rxd3,
>>> eth_ref_clk,
>>> +        eth_mdc, eth_mdio, sirq0, sirq1, sirq2, i2s_d0, i2s_bclk0,
>>> +        i2s_lrclk0, i2s_mclk0, i2s_d1, i2s_bclk1, i2s_lrclk1,
>>> i2s_mclk1,
>>> +        pcm1_in, pcm1_clk, pcm1_sync, pcm1_out, ks_in0, ks_in1, ks_in2,
>>> +        ks_in3, ks_out0, ks_out1, ks_out2, lvds_oep, lvds_oen,
>>> lvds_odp,
>>> +        lvds_odn, lvds_ocp, lvds_ocn, lvds_obp, lvds_obn, lvds_oap,
>>> +        lvds_oan, lvds_eep, lvds_een, lvds_edp, lvds_edn, lvds_ecp,
>>> +        lvds_ecn, lvds_ebp, lvds_ebn, lvds_eap, lvds_ean, lcd0_d18,
>>> +        lcd0_d2, dsi_dp3, dsi_dn3, dsi_dp1, dsi_dn1, dsi_cp, dsi_cn,
>>> +        dsi_dp0, dsi_dn0, dsi_dp2, dsi_dn2, sd0_d0, sd0_d1, sd0_d2,
>>> +        sd0_d3, sd1_d0, sd1_d1, sd1_d2, sd1_d3, sd0_cmd, sd0_clk,
>>> +        sd1_cmd, sd1_clk, spi0_ss, spi0_miso, uart0_rx, uart0_tx,
>>> +        uart2_rx, uart2_tx, uart2_rtsb, uart2_ctsb, uart3_rx, uart3_tx,
>>> +        uart3_rtsb, uart3_ctsb, i2c0_sclk, i2c0_sdata, i2c1_sclk,
>>> +        i2c1_sdata, i2c2_sdata, csi_dn0, csi_dp0, csi_dn1, csi_dp1,
>>> +        csi_cn, csi_cp, csi_dn2, csi_dp2, csi_dn3, csi_dp3,
>>> +        sensor0_pclk, sensor0_ckout, dnand_d0, dnand_d1, dnand_d2,
>>> +        dnand_d3, dnand_d4, dnand_d5, dnand_d6, dnand_d7, dnand_wrb,
>>> +        dnand_rdb, dnand_rdbn, dnand_dqs, dnand_dqsn, dnand_rb0,
>>> +        dnand_ale, dnand_cle, dnand_ceb0, dnand_ceb1, dnand_ceb2,
>>> +        dnand_ceb3, porb, clko_25m, bsel, pkg0, pkg1, pkg2, pkg3
>>> +
>>> +- groups:       An array of strings, each string containing the name
>>> of a pin
>>> +                group. These pin groups are used for selecting the
>>> pinmux
>>> +                functions.
>>> +        rgmii_txd23_mfp, rgmii_rxd2_mfp, rgmii_rxd3_mfp, lcd0_d18_mfp,
>>> +        rgmii_txd01_mfp, rgmii_txd0_mfp, rgmii_txd1_mfp,
>>> rgmii_txen_mfp,
>>> +        rgmii_rxen_mfp, rgmii_rxd1_mfp, rgmii_rxd0_mfp,
>>> rgmii_ref_clk_mfp,
>>> +        i2s_d0_mfp, i2s_pcm1_mfp, i2s0_pcm0_mfp, i2s1_pcm0_mfp,
>>> +        i2s_d1_mfp, ks_in2_mfp, ks_in1_mfp, ks_in0_mfp, ks_in3_mfp,
>>> +        ks_out0_mfp, ks_out1_mfp, ks_out2_mfp, lvds_o_pn_mfp,
>>> dsi_dn0_mfp,
>>> +        dsi_dp2_mfp, lcd0_d2_mfp, dsi_dp3_mfp, dsi_dn3_mfp,
>>> dsi_dp0_mfp,
>>> +        lvds_ee_pn_mfp, uart2_rx_tx_mfp, spi0_i2c_pcm_mfp,
>>> dsi_dnp1_cp_d2_mfp,
>>> +        dsi_dnp1_cp_d17_mfp, lvds_e_pn_mfp, dsi_dn2_mfp,
>>> uart2_rtsb_mfp,
>>> +        uart2_ctsb_mfp, uart3_rtsb_mfp, uart3_ctsb_mfp, sd0_d0_mfp,
>>> sd0_d1_mfp,
>>> +        sd0_d2_d3_mfp, sd1_d0_d3_mfp, sd0_cmd_mfp, sd0_clk_mfp,
>>> sd1_cmd_mfp,
>>> +        uart0_rx_mfp, clko_25m_mfp, csi_cn_cp_mfp, sens0_ckout_mfp,
>>> uart0_tx_mfp,
>>> +        i2c0_mfp, csi_dn_dp_mfp, sen0_pclk_mfp, pcm1_in_mfp,
>>> pcm1_clk_mfp,
>>> +        pcm1_sync_mfp, pcm1_out_mfp, dnand_data_wr_mfp,
>>> dnand_acle_ce0_mfp,
>>> +        nand_ceb2_mfp, nand_ceb3_mfp
>>> +
>>> +        These pin groups are used for selecting the drive strength
>>> +        parameters.
>>> +
>>> +        sirq_drv, rgmii_txd23_drv, rgmii_rxd23_drv,
>>> rgmii_txd01_txen_drv,
>>> +        rgmii_rxer_drv, rgmii_crs_drv, rgmii_rxd10_drv,
>>> rgmii_ref_clk_drv,
>>> +        smi_mdc_mdio_drv, i2s_d0_drv, i2s_bclk0_drv, i2s3_drv,
>>> i2s13_drv,
>>> +        pcm1_drv, ks_in_drv, ks_out_drv, lvds_all_drv, lcd_d18_d2_drv,
>>> +        dsi_all_drv, sd0_d0_d3_drv, sd0_cmd_drv, sd0_clk_drv,
>>> spi0_all_drv,
>>> +        uart0_rx_drv, uart0_tx_drv, uart2_all_drv, i2c0_all_drv,
>>> i2c12_all_drv,
>>> +        sens0_pclk_drv, sens0_ckout_drv, uart3_all_drv
>>> +
>>> +- function:    An array of strings, each string containing the name
>>> of the
>>> +        pinmux functions. These functions can only be selected by
>>> +        the corresponding pin groups. The following are the list of
>>> +        pinmux functions available:
>>> +
>>> +        nor, eth_rgmii, eth_sgmii, spi0, spi1, spi2, spi3, seNs0,
>>> sens1,
>>> +        uart0, uart1, uart2, uart3, uart4, uart5, uart6, i2s0, i2s1,
>>> +        pcm1, pcm0, ks, jtag, pwm0, pwm1, pwm2, pwm3, pwm4, pwm5, p0,
>>> +        sd0, sd1, sd2, i2c0, i2c1, i2c2, i2c3, dsi, lvds, usb30,
>>> +        clko_25m, mipi_csi, nand, spdif, sirq0, sirq1, sirq2, bt, lcd0
>>> +
>>> +Optional Properties:
>>> +
>>> +- bias-pull-down: No arguments. The specified pins should be
>>> configured as
>>> +        pull down.
>>> +- bias-pull-up:   No arguments. The specified pins should be
>>> configured as
>>> +        pull up.
>>> +- input-schmitt-enable: No arguments: Enable schmitt trigger for the
>>> specified
>>> +        pins
>>> +- input-schmitt-disable: No arguments: Disable schmitt trigger for
>>> the specified
>>> +        pins
>>> +- drive-strength: Integer. Selects the drive strength for the specified
>>> +        pins in mA.
>>> +        Valid values are:
>>> +        <2>
>>> +        <4>
>>> +        <8>
>>> +        <12>
>>> +
>>> +Example:
>>> +
>>> +    pinctrl: pinctrl@e01b0000 {
>>> +        compatible = "actions,s700-pinctrl";
>>> +        reg = <0x0 0xe01b0000 0x0 0x1000>;
>>> +        clocks = <&cmu CLK_GPIO>;
>>> +        gpio-controller;
>>> +        gpio-ranges = <&pinctrl 0 0 136>;
>>
>> Not sure about this pin count. As per my datasheet, only 122 pins
>> are available. More justification will be provided in driver patch.
>>
>
> Datasheet is incomplete and ranges mentioned as reserved are still used
> in the driver code (directly referred from actions kernel tree)

As mentioned by Saravanan, datatsheet is incomplete. But this values are
directly inferred from Actions 3.10 kernel + it's dts.

IMO makes sense to keep all 136 as we have it physically.

Thanks,
Parthi

>
>>> +        #gpio-cells = <2>;
>>> +        interrupt-controller;
>>> +        #interrupt-cells = <2>;
>>> +                interrupts = <GIC_SPI 36 IRQ_TYPE_LEVEL_HIGH>,
>>> +                             <GIC_SPI 37 IRQ_TYPE_LEVEL_HIGH>,
>>> +                             <GIC_SPI 38 IRQ_TYPE_LEVEL_HIGH>,
>>> +                             <GIC_SPI 39 IRQ_TYPE_LEVEL_HIGH>,
>>> +                             <GIC_SPI 40 IRQ_TYPE_LEVEL_HIGH>
>>
>> Missing semicolon.
>>
>> Regards,
>> Mani
>>
>>> +
>>> +        uart3-default: uart3-default {
>>> +            pinmux {
>>> +                groups = "uart3_rtsb_mfp", "uart3_ctsb_mfp";
>>> +                function = "uart3";
>>> +            };
>>> +            pinconf {
>>> +                groups = "uart3_all_drv";
>>> +                drive-strength = <2>;
>>> +            };
>>> +        };
>>> +    };
>>> --
>>> 2.14.4
>>>
>

--
Thanks,
Parthiban N

DENX Software Engineering GmbH, Managing Director: Wolfgang Denk
HRB 165235 Munich, Office: Kirchenstr.5, D-82194 Groebenzell, Germany
Phone: (+49)-8142-66989-22 Fax: (+49)-8142-66989-80 Email: [email protected]