2017-11-09 21:48:23

by Luc Van Oostenryck

[permalink] [raw]
Subject: Re: [patches] [PATCH 0/2] riscv: pass endianness and machine size to sparse

On Thu, Nov 9, 2017 at 10:36 PM, Palmer Dabbelt <[email protected]> wrote:
> On Wed, 08 Nov 2017 21:53:52 PST (-0800), [email protected] wrote:
>> The goal of these two patches is to ass endianness and machine
>> size info to sparse so that sparse can emit correct diagnostics
>> even when the endianness and machine size doesn't correspond to
>> sparse's defaults.
>>
>> Luc Van Oostenryck (2):
>> riscv: pass endianness info to sparse
>> riscv: pass machine size to sparse
>>
>> arch/riscv/Makefile | 4 ++++
>> 1 file changed, 4 insertions(+)
>
> Thanks! I'll take these into the RISC-V tree.

Well, better to hold one because someone has asked
to treat the problem in a generic way (the same problem exist
on other archs) and I certainly think it's indeed better.

I'll sent a newer patch in a day or two.

Sorry for this,
-- Luc Van Oostenryck

From 1583626005962807482@xxx Thu Nov 09 21:37:28 +0000 2017
X-GM-THRID: 1583566857159317356
X-Gmail-Labels: Inbox,Category Forums,HistoricalUnread