2002-06-23 07:45:36

by Dave Hansen

[permalink] [raw]
Subject: Re: [Lse-tech] Re: ext3 performance bottleneck as the number of spindles gets large

William Lee Irwin III wrote:
> On Sun, Jun 23, 2002 at 12:29:23AM -0700, Dave Hansen wrote:
>> Yep, 2 independent busses per quad. That's a _lot_ of busses
>> when you have an 8 or 16 quad system. (I wonder who has one of
>> those... ;) Almost all of the server-type boxes that we play with
>> have multiple PCI busses. Even my old dual-PPro has 2.
>
> I thought I saw 3 PCI and 1 ISA per-quad., but maybe that's the
> "independent" bit coming into play.
>
Hmmmm. Maybe there is another one for the onboard devices. I thought
that there were 8 slots and 4 per bus. I could
be wrong. BTW, the ISA slot is EISA and as far as I can tell is only
used for the MDC.


--
Dave Hansen
[email protected]


2002-06-23 08:03:47

by Christopher E. Brown

[permalink] [raw]
Subject: Re: [Lse-tech] Re: ext3 performance bottleneck as the number of spindles gets large

On Sun, 23 Jun 2002, Dave Hansen wrote:

> William Lee Irwin III wrote:
> > On Sun, Jun 23, 2002 at 12:29:23AM -0700, Dave Hansen wrote:
> >> Yep, 2 independent busses per quad. That's a _lot_ of busses
> >> when you have an 8 or 16 quad system. (I wonder who has one of
> >> those... ;) Almost all of the server-type boxes that we play with
> >> have multiple PCI busses. Even my old dual-PPro has 2.
> >
> > I thought I saw 3 PCI and 1 ISA per-quad., but maybe that's the
> > "independent" bit coming into play.
> >
> Hmmmm. Maybe there is another one for the onboard devices. I thought
> that there were 8 slots and 4 per bus. I could
> be wrong. BTW, the ISA slot is EISA and as far as I can tell is only
> used for the MDC.


Do you mean independent in that there are 2 sets of 4 slots each
detected as a seperate PCI bus, or independent in that each set of 4
had *direct* access to the cpu side, and *does not* access via a
PCI:PCI bridge?



I have stacks of PPro/PII/Xeon boards around, but 9 out of 10 have
chianed buses. Even the old PPro x 6 (Avion 6600/ALR 6x6/Unisys
HR/HS6000) had 2 PCI buses, however the second BUS hung off of a
PCI:PCI bridge.


--
I route, therefore you are.

2002-06-23 08:16:13

by David Lang

[permalink] [raw]
Subject: Re: [Lse-tech] Re: ext3 performance bottleneck as the number of spindles gets large

most chipsets only have one PCI bus on them so any others need to be
bridged to that one.

David Lang

On Sun, 23 Jun 2002, Christopher E. Brown wrote:

> Date: Sun, 23 Jun 2002 01:55:28 -0600 (MDT)
> From: Christopher E. Brown <[email protected]>
> To: Dave Hansen <[email protected]>
> Cc: William Lee Irwin III <[email protected]>,
> Andreas Dilger <[email protected]>,
> "Griffiths, Richard A" <[email protected]>,
> 'Andrew Morton' <[email protected]>, [email protected],
> 'Jens Axboe' <[email protected]>,
> Linux Kernel Mailing List <[email protected]>,
> [email protected]
> Subject: Re: [Lse-tech] Re: ext3 performance bottleneck as the number of
> spindles gets large
>
> On Sun, 23 Jun 2002, Dave Hansen wrote:
>
> > William Lee Irwin III wrote:
> > > On Sun, Jun 23, 2002 at 12:29:23AM -0700, Dave Hansen wrote:
> > >> Yep, 2 independent busses per quad. That's a _lot_ of busses
> > >> when you have an 8 or 16 quad system. (I wonder who has one of
> > >> those... ;) Almost all of the server-type boxes that we play with
> > >> have multiple PCI busses. Even my old dual-PPro has 2.
> > >
> > > I thought I saw 3 PCI and 1 ISA per-quad., but maybe that's the
> > > "independent" bit coming into play.
> > >
> > Hmmmm. Maybe there is another one for the onboard devices. I thought
> > that there were 8 slots and 4 per bus. I could
> > be wrong. BTW, the ISA slot is EISA and as far as I can tell is only
> > used for the MDC.
>
>
> Do you mean independent in that there are 2 sets of 4 slots each
> detected as a seperate PCI bus, or independent in that each set of 4
> had *direct* access to the cpu side, and *does not* access via a
> PCI:PCI bridge?
>
>
>
> I have stacks of PPro/PII/Xeon boards around, but 9 out of 10 have
> chianed buses. Even the old PPro x 6 (Avion 6600/ALR 6x6/Unisys
> HR/HS6000) had 2 PCI buses, however the second BUS hung off of a
> PCI:PCI bridge.
>
>
> --
> I route, therefore you are.
>
> -
> To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
> the body of a message to [email protected]
> More majordomo info at http://vger.kernel.org/majordomo-info.html
> Please read the FAQ at http://www.tux.org/lkml/
>

2002-06-23 16:23:30

by Martin J. Bligh

[permalink] [raw]
Subject: Re: [Lse-tech] Re: ext3 performance bottleneck as the number of spindles gets large

> >> Yep, 2 independent busses per quad. That's a _lot_ of busses
> >> when you have an 8 or 16 quad system. (I wonder who has one of
> >> those... ;) Almost all of the server-type boxes that we play with
> >> have multiple PCI busses. Even my old dual-PPro has 2.
> >
> > I thought I saw 3 PCI and 1 ISA per-quad., but maybe that's the
> > "independent" bit coming into play.
> >
> Hmmmm. Maybe there is another one for the onboard devices. I thought
> that there were 8 slots and 4 per bus. I could
> be wrong. BTW, the ISA slot is EISA and as far as I can tell is only
> used for the MDC.

NUMA-Q has 2 PCI buses per quad, 3 slots in one, 4 in the other,
plus the EISA slots.

Multiple independant PCI buses are also available on other more
common architecutres, eg Netfinity 8500R, x360, x440, etc.

Anything with the Intel Profusion chipset will have this feature,
the bottleneck becomes the "P6 system bus" backplane they're all
connected to, which has a theoretical limit of 800Mb/s IIRC, though
nobody's been able to get more than 420Mb/s out of it in practice,
as far as I know.

The thing that makes the NUMA-Q a massive IO shovelling engine is
having one of these IO backplanes per quad too ... 16 x 800Mb/s
= 12.8Gb/s ;-)

M.