2021-03-11 09:10:57

by Wolfram Sang

[permalink] [raw]
Subject: [PATCH v2] dt-bindings: timer: renesas,cmt: add r8a779a0 CMT support

Signed-off-by: Wolfram Sang <[email protected]>
---

Changes since V1:
* none, but additional testing was done which revealed that this CMT
in deed behaves the same as other Gen3 SoCs. There was one hickup
which seemed unique to V3U but has been reproduced with M3N meanwhile.
This is something we need to tackle, but no reason to prevent adding
V3U support.

Documentation/devicetree/bindings/timer/renesas,cmt.yaml | 2 ++
1 file changed, 2 insertions(+)

diff --git a/Documentation/devicetree/bindings/timer/renesas,cmt.yaml b/Documentation/devicetree/bindings/timer/renesas,cmt.yaml
index 428db3a21bb9..363ec28e07da 100644
--- a/Documentation/devicetree/bindings/timer/renesas,cmt.yaml
+++ b/Documentation/devicetree/bindings/timer/renesas,cmt.yaml
@@ -79,6 +79,7 @@ properties:
- renesas,r8a77980-cmt0 # 32-bit CMT0 on R-Car V3H
- renesas,r8a77990-cmt0 # 32-bit CMT0 on R-Car E3
- renesas,r8a77995-cmt0 # 32-bit CMT0 on R-Car D3
+ - renesas,r8a779a0-cmt0 # 32-bit CMT0 on R-Car V3U
- const: renesas,rcar-gen3-cmt0 # 32-bit CMT0 on R-Car Gen3 and RZ/G2

- items:
@@ -94,6 +95,7 @@ properties:
- renesas,r8a77980-cmt1 # 48-bit CMT on R-Car V3H
- renesas,r8a77990-cmt1 # 48-bit CMT on R-Car E3
- renesas,r8a77995-cmt1 # 48-bit CMT on R-Car D3
+ - renesas,r8a779a0-cmt1 # 48-bit CMT on R-Car V3U
- const: renesas,rcar-gen3-cmt1 # 48-bit CMT on R-Car Gen3 and RZ/G2

reg:
--
2.30.0


2021-03-11 09:25:50

by Geert Uytterhoeven

[permalink] [raw]
Subject: Re: [PATCH v2] dt-bindings: timer: renesas,cmt: add r8a779a0 CMT support

On Thu, Mar 11, 2021 at 10:09 AM Wolfram Sang
<[email protected]> wrote:
> Signed-off-by: Wolfram Sang <[email protected]>

Reviewed-by: Geert Uytterhoeven <[email protected]>

Gr{oetje,eeting}s,

Geert

--
Geert Uytterhoeven -- There's lots of Linux beyond ia32 -- [email protected]

In personal conversations with technical people, I call myself a hacker. But
when I'm talking to journalists I just say "programmer" or something like that.
-- Linus Torvalds

2021-03-11 09:29:05

by Niklas Söderlund

[permalink] [raw]
Subject: Re: [PATCH v2] dt-bindings: timer: renesas,cmt: add r8a779a0 CMT support

Hi Wolfram,

Thanks for your patch.

On 2021-03-11 10:09:18 +0100, Wolfram Sang wrote:
> Signed-off-by: Wolfram Sang <[email protected]>

Reviewed-by: Niklas S?derlund <[email protected]>

> ---
>
> Changes since V1:
> * none, but additional testing was done which revealed that this CMT
> in deed behaves the same as other Gen3 SoCs. There was one hickup
> which seemed unique to V3U but has been reproduced with M3N meanwhile.
> This is something we need to tackle, but no reason to prevent adding
> V3U support.
>
> Documentation/devicetree/bindings/timer/renesas,cmt.yaml | 2 ++
> 1 file changed, 2 insertions(+)
>
> diff --git a/Documentation/devicetree/bindings/timer/renesas,cmt.yaml b/Documentation/devicetree/bindings/timer/renesas,cmt.yaml
> index 428db3a21bb9..363ec28e07da 100644
> --- a/Documentation/devicetree/bindings/timer/renesas,cmt.yaml
> +++ b/Documentation/devicetree/bindings/timer/renesas,cmt.yaml
> @@ -79,6 +79,7 @@ properties:
> - renesas,r8a77980-cmt0 # 32-bit CMT0 on R-Car V3H
> - renesas,r8a77990-cmt0 # 32-bit CMT0 on R-Car E3
> - renesas,r8a77995-cmt0 # 32-bit CMT0 on R-Car D3
> + - renesas,r8a779a0-cmt0 # 32-bit CMT0 on R-Car V3U
> - const: renesas,rcar-gen3-cmt0 # 32-bit CMT0 on R-Car Gen3 and RZ/G2
>
> - items:
> @@ -94,6 +95,7 @@ properties:
> - renesas,r8a77980-cmt1 # 48-bit CMT on R-Car V3H
> - renesas,r8a77990-cmt1 # 48-bit CMT on R-Car E3
> - renesas,r8a77995-cmt1 # 48-bit CMT on R-Car D3
> + - renesas,r8a779a0-cmt1 # 48-bit CMT on R-Car V3U
> - const: renesas,rcar-gen3-cmt1 # 48-bit CMT on R-Car Gen3 and RZ/G2
>
> reg:
> --
> 2.30.0
>

--
Regards,
Niklas S?derlund

2021-03-11 11:18:38

by Daniel Lezcano

[permalink] [raw]
Subject: Re: [PATCH v2] dt-bindings: timer: renesas,cmt: add r8a779a0 CMT support

On 11/03/2021 10:09, Wolfram Sang wrote:
> Signed-off-by: Wolfram Sang <[email protected]>
> ---

Applied, thanks


--
<http://www.linaro.org/> Linaro.org │ Open source software for ARM SoCs

Follow Linaro: <http://www.facebook.com/pages/Linaro> Facebook |
<http://twitter.com/#!/linaroorg> Twitter |
<http://www.linaro.org/linaro-blog/> Blog

Subject: [tip: timers/core] dt-bindings: timer: renesas,cmt: Add r8a779a0 CMT support

The following commit has been merged into the timers/core branch of tip:

Commit-ID: fe8324f37cfebf72e2669e97b9d76ea9794d2972
Gitweb: https://git.kernel.org/tip/fe8324f37cfebf72e2669e97b9d76ea9794d2972
Author: Wolfram Sang <[email protected]>
AuthorDate: Thu, 11 Mar 2021 10:09:18 +01:00
Committer: Daniel Lezcano <[email protected]>
CommitterDate: Thu, 08 Apr 2021 13:23:23 +02:00

dt-bindings: timer: renesas,cmt: Add r8a779a0 CMT support

Signed-off-by: Wolfram Sang <[email protected]>
Reviewed-by: Geert Uytterhoeven <[email protected]>
Reviewed-by: Niklas Söderlund <[email protected]>
Signed-off-by: Daniel Lezcano <[email protected]>
Link: https://lore.kernel.org/r/[email protected]
---
Documentation/devicetree/bindings/timer/renesas,cmt.yaml | 2 ++
1 file changed, 2 insertions(+)

diff --git a/Documentation/devicetree/bindings/timer/renesas,cmt.yaml b/Documentation/devicetree/bindings/timer/renesas,cmt.yaml
index 428db3a..363ec28 100644
--- a/Documentation/devicetree/bindings/timer/renesas,cmt.yaml
+++ b/Documentation/devicetree/bindings/timer/renesas,cmt.yaml
@@ -79,6 +79,7 @@ properties:
- renesas,r8a77980-cmt0 # 32-bit CMT0 on R-Car V3H
- renesas,r8a77990-cmt0 # 32-bit CMT0 on R-Car E3
- renesas,r8a77995-cmt0 # 32-bit CMT0 on R-Car D3
+ - renesas,r8a779a0-cmt0 # 32-bit CMT0 on R-Car V3U
- const: renesas,rcar-gen3-cmt0 # 32-bit CMT0 on R-Car Gen3 and RZ/G2

- items:
@@ -94,6 +95,7 @@ properties:
- renesas,r8a77980-cmt1 # 48-bit CMT on R-Car V3H
- renesas,r8a77990-cmt1 # 48-bit CMT on R-Car E3
- renesas,r8a77995-cmt1 # 48-bit CMT on R-Car D3
+ - renesas,r8a779a0-cmt1 # 48-bit CMT on R-Car V3U
- const: renesas,rcar-gen3-cmt1 # 48-bit CMT on R-Car Gen3 and RZ/G2

reg: