2016-11-18 23:24:19

by Walt Feasel

[permalink] [raw]
Subject: [PATCH 0/2] staging: dgnc: dgnc_neo.h checkpatch modifications

Make Linux kernel coding style modifications for dgnc_neo.h to include:

Spelling correction
Comment style modifications

Walt Feasel (2):
staging: dgnc: dgnc_neo.h Comment style modifications
staging: dgnc: dgnc_neo.h Spelling correction

drivers/staging/dgnc/dgnc_neo.h | 26 ++++++++++++--------------
1 file changed, 12 insertions(+), 14 deletions(-)

--
2.1.4


2016-11-18 23:21:43

by Walt Feasel

[permalink] [raw]
Subject: [PATCH 2/2] staging: dgnc: dgnc_neo.h Spelling correction

Make spelling correction for 'control'

Signed-off-by: Walt Feasel <[email protected]>
---
drivers/staging/dgnc/dgnc_neo.h | 2 +-
1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/drivers/staging/dgnc/dgnc_neo.h b/drivers/staging/dgnc/dgnc_neo.h
index 1aa9325..77ecd9b 100644
--- a/drivers/staging/dgnc/dgnc_neo.h
+++ b/drivers/staging/dgnc/dgnc_neo.h
@@ -137,7 +137,7 @@ struct neo_uart_struct {
#define UART_17158_EFR_IXON 0x2 /* Receiver compares Xon1/Xoff1 */
#define UART_17158_EFR_IXOFF 0x8 /* Transmit Xon1/Xoff1 */
#define UART_17158_EFR_RTSDTR 0x40 /* Auto RTS/DTR Flow Control Enable */
-#define UART_17158_EFR_CTSDSR 0x80 /* Auto CTS/DSR Flow COntrol Enable */
+#define UART_17158_EFR_CTSDSR 0x80 /* Auto CTS/DSR Flow Control Enable */

#define UART_17158_XOFF_DETECT 0x1 /* Indicates whether chip saw an
* incoming XOFF char
--
2.1.4

2016-11-18 23:22:34

by Walt Feasel

[permalink] [raw]
Subject: [PATCH 1/2] staging: dgnc: dgnc_neo.h Comment style modifications

Make modifications for comment style

Signed-off-by: Walt Feasel <[email protected]>
---
drivers/staging/dgnc/dgnc_neo.h | 24 +++++++++++-------------
1 file changed, 11 insertions(+), 13 deletions(-)

diff --git a/drivers/staging/dgnc/dgnc_neo.h b/drivers/staging/dgnc/dgnc_neo.h
index 97f0386..1aa9325 100644
--- a/drivers/staging/dgnc/dgnc_neo.h
+++ b/drivers/staging/dgnc/dgnc_neo.h
@@ -18,14 +18,13 @@

#include "dgnc_driver.h"

-/************************************************************************
- * Per channel/port NEO UART structure *
- ************************************************************************
- * Base Structure Entries Usage Meanings to Host *
- * *
- * W = read write R = read only *
- * U = Unused. *
- ************************************************************************/
+/*
+ * Per channel/port NEO UART structure
+ * Base Structure Entries Usage Meanings to Host
+ *
+ * W = read write R = read only
+ * U = Unused.
+ */

struct neo_uart_struct {
u8 txrx; /* WR RHR/THR - Holding Reg */
@@ -48,9 +47,9 @@ struct neo_uart_struct {
u8 xonchar2; /* WR XON 2 - XOn Character 2 Reg */

u8 reserved1[0x2ff - 0x200]; /* U Reserved by Exar */
- u8 txrxburst[64]; /* RW 64 bytes of RX/TX FIFO Data */
+ u8 txrxburst[64]; /* RW 64 bytes of RX/TX FIFO Data */
u8 reserved2[0x37f - 0x340]; /* U Reserved by Exar */
- u8 rxburst_with_errors[64]; /* R 64 bytes of RX FIFO Data + LSR */
+ u8 rxburst_with_errors[64]; /* R 64 bytes of RX FIFO Data + LSR */
};

/* Where to read the extended interrupt register (32bits instead of 8bits) */
@@ -152,9 +151,8 @@ struct neo_uart_struct {
#define UART_17158_IER_RTSDTR 0x40 /* Output Interrupt Enable */
#define UART_17158_IER_CTSDSR 0x80 /* Input Interrupt Enable */

-/*
- * Our Global Variables
- */
+/* Our Global Variables */
+
extern struct board_ops dgnc_neo_ops;

#endif
--
2.1.4