2023-04-21 13:29:28

by Frank Wunderlich

[permalink] [raw]
Subject: [PATCH v1 4/7] arm64: dts: mt7986: add PWM

From: Daniel Golle <[email protected]>

This adds pwm node to mt7986.

Signed-off-by: Daniel Golle <[email protected]>
Signed-off-by: Frank Wunderlich <[email protected]>
---
arch/arm64/boot/dts/mediatek/mt7986a.dtsi | 14 ++++++++++++++
1 file changed, 14 insertions(+)

diff --git a/arch/arm64/boot/dts/mediatek/mt7986a.dtsi b/arch/arm64/boot/dts/mediatek/mt7986a.dtsi
index a38965e23825..a409d5e845c2 100644
--- a/arch/arm64/boot/dts/mediatek/mt7986a.dtsi
+++ b/arch/arm64/boot/dts/mediatek/mt7986a.dtsi
@@ -240,6 +240,20 @@ crypto: crypto@10320000 {
status = "disabled";
};

+ pwm: pwm@10048000 {
+ compatible = "mediatek,mt7986-pwm";
+ reg = <0 0x10048000 0 0x1000>;
+ #clock-cells = <1>;
+ #pwm-cells = <2>;
+ interrupts = <GIC_SPI 137 IRQ_TYPE_LEVEL_HIGH>;
+ clocks = <&topckgen CLK_TOP_PWM_SEL>,
+ <&infracfg CLK_INFRA_PWM_STA>,
+ <&infracfg CLK_INFRA_PWM1_CK>,
+ <&infracfg CLK_INFRA_PWM2_CK>;
+ clock-names = "top", "main", "pwm1", "pwm2";
+ status = "disabled";
+ };
+
uart0: serial@11002000 {
compatible = "mediatek,mt7986-uart",
"mediatek,mt6577-uart";
--
2.34.1


2023-05-29 16:03:57

by Matthias Brugger

[permalink] [raw]
Subject: Re: [PATCH v1 4/7] arm64: dts: mt7986: add PWM



On 21/04/2023 15:20, Frank Wunderlich wrote:
> From: Daniel Golle <[email protected]>
>
> This adds pwm node to mt7986.
>
> Signed-off-by: Daniel Golle <[email protected]>
> Signed-off-by: Frank Wunderlich <[email protected]>

Applied, thanks

> ---
> arch/arm64/boot/dts/mediatek/mt7986a.dtsi | 14 ++++++++++++++
> 1 file changed, 14 insertions(+)
>
> diff --git a/arch/arm64/boot/dts/mediatek/mt7986a.dtsi b/arch/arm64/boot/dts/mediatek/mt7986a.dtsi
> index a38965e23825..a409d5e845c2 100644
> --- a/arch/arm64/boot/dts/mediatek/mt7986a.dtsi
> +++ b/arch/arm64/boot/dts/mediatek/mt7986a.dtsi
> @@ -240,6 +240,20 @@ crypto: crypto@10320000 {
> status = "disabled";
> };
>
> + pwm: pwm@10048000 {
> + compatible = "mediatek,mt7986-pwm";
> + reg = <0 0x10048000 0 0x1000>;
> + #clock-cells = <1>;
> + #pwm-cells = <2>;
> + interrupts = <GIC_SPI 137 IRQ_TYPE_LEVEL_HIGH>;
> + clocks = <&topckgen CLK_TOP_PWM_SEL>,
> + <&infracfg CLK_INFRA_PWM_STA>,
> + <&infracfg CLK_INFRA_PWM1_CK>,
> + <&infracfg CLK_INFRA_PWM2_CK>;
> + clock-names = "top", "main", "pwm1", "pwm2";
> + status = "disabled";
> + };
> +
> uart0: serial@11002000 {
> compatible = "mediatek,mt7986-uart",
> "mediatek,mt6577-uart";